Renesas R5F56719DGBP#20
- Part No.:
- R5F56719DGBP#20
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 64-TFBGA
- Datasheet:
-
R5F56719DGBP#20.pdf
- Description:
- IC MCU 32BIT 1MB FLASH 64TFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:490
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F56719DGBP#20 from Renesas is a 32-bit RXv3 microcontroller operating at up to 120 MHz, featuring double-precision IEEE-754 FPU, 2 MB on-chip code flash with dual-bank support, 384 KB SRAM, and integrated CAN, USB 2.0 FS, SD host interface, QSPIX, and capacitive touch sensing - deployed in industrial HMI and smart metering applications requiring real-time control and secure firmware updates.
For engineers reviewing the R5F56719DGBP#20 datasheet, R5F56719DGBP#20 pinout, R5F56719DGBP#20 application, or R5F56719DGBP#20 equivalent, key selection criteria include its 144-pin LFQFP package (PLQP0144KA-B), -40°C to +85°C temperature grade (D-version), 12-bit dual A/D converter with self-diagnostic capability, TSIP-based AES256/SHA256 encryption, and IEC60730-compliant safety features for Class B appliance control.
Technical Context
The R5F56719DGBP#20 implements the RXv3 CPU core with 113 instructions, 16 general-purpose 32-bit registers, and double-precision FPU supporting 21 dedicated instructions. Its memory subsystem includes 2 MB code flash with zero-wait access ≤60 MHz and one-wait access at 120 MHz, plus 8 KB data flash rated for 100,000 erase/write cycles.
Peripherals are clocked across four domains: ICLK (up to 120 MHz for CPU/QSPIX), PCLKA (up to 120 MHz for MTU/RSPI/RIICHS), PCLKB (up to 60 MHz for most peripherals including TPU/CMT), and PCLKC/PCLKD (up to 60 MHz for S12AD units). The ELC enables hardware-triggered inter-module coordination without CPU intervention.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv3 32-bit, 120 MHz max, 707 CoreMark score |
| Flash Memory | 2 MB code flash with dual-bank structure enabling background programming and safe firmware updates |
| RAM | 384 KB SRAM (no wait states at 120 MHz), 4 KB standby RAM with VBATT backup |
| A/D Converter | Dual 12-bit S12AD units: 8-channel + 12-channel, 0.48 µs conversion time, self-diagnostic voltage generation |
| Security | Trusted Secure IP (TSIP) with AES128/192/256, SHA256, RSA, ECC, TRNG, and key protection |
| Package | PLQP0144KA-B: 144-pin LFQFP, 20 × 20 mm, 0.50-mm pitch, RoHS-compliant |
| Temperature Range | -40°C to +85°C (D-version), qualified per industrial reliability standards |
Pinout & Package
PLQP0144KA-B is a 144-pin Low-profile Quad Flat Package with 0.50-mm pitch, 20 × 20 mm body size, and exposed thermal pad. Pin functions conform to RX671 Group standard mapping for 144-pin variants.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / AVCC0 / AVCC1 | Power supply inputs | Separate analog/digital domains enable noise isolation; AVCC0/AVCC1 power S12AD units and internal regulators |
| VBATT | Backup power input | Supplies RTC, sub-clock oscillator, and backup registers during main power loss |
| RES# | Active-low reset input | Hardware reset assertion; internal pull-up ensures defined state on power-up |
| CLKIN / CLKOUT | External crystal interface | Supports 8–24 MHz crystal for main clock; CLKOUT provides buffered system clock output |
| USB_VBUS / USB_DP / USB_DM | USB 2.0 Full-Speed PHY | Integrated transceiver supports host/function/OTG; no external resistors required |
| TXD0 / RXD0 / RTS0 / CTS0 | SCI0 serial interface | Asynchronous UART mode with hardware flow control; supports LIN protocol via SCIh |
| TXD1 / RXD1 / RTS1 / CTS1 | SCI1 serial interface | Dedicated UART channel for debug or peripheral communication; configurable baud rate generator |
| SD_CLK / SD_CMD / SD_DAT0–3 | SD host interface signals | 1- or 4-bit SD bus supporting SD memory/SDIO cards per Physical Layer Spec v3.01 |
| QSPIX_IO0–3 / QSPIX_CLK / QSPIX_CS | Quad-SPI memory interface | Enables direct code execution from external serial flash using extended/dual/quad SPI protocols |
| CTSU_S0–S16 | Capacitive touch sensing inputs | Self-capacitance mode supports up to 17 keys; mutual mode supports 64-key matrix via 17 pins |
Key Features
| Feature | Design Value |
|---|---|
| IEC60730 Class B Support | Oscillation-stop detection, CRC-A, IWDTa, A/D self-diagnostic, and register write protection ensure compliance for household appliances |
| Event Link Controller (ELC) | 99 internal event signals enable hardware-triggered peripheral coordination (e.g., TPU trigger → A/D start), eliminating CPU polling overhead |
| Dual-Bank Flash Architecture | Allows simultaneous read-from-one-bank and write-to-other-bank, enabling seamless firmware updates without application interruption |
| Capacitive Touch Sensing Unit (CTSUa) | Supports both self- and mutual-capacitance modes with built-in noise cancellation, enabling robust touch HMI on single-layer PCBs |
| USB 2.0 FS Host/Function/OTG | Integrated UDC and transceiver with 2 KB buffer; supports bus-powered/self-powered modes and OTG negotiation without external PHY |
Applications
| Industrial HMI Panel | Smart Energy Meter |
|---|---|
Use Scenario: Touch-enabled display with real-time energy monitoring, tariff switching, and local data logging. IC Role / Device Role / Timing Role: Main application controller managing GUI rendering, capacitive touch decoding, SD card logging, and secure firmware updates via USB. Use Value: Integrated CTSU eliminates external touch controller; dual-bank flash enables field-upgradable firmware without service downtime. | Use Scenario: DIN-rail mounted meter with tamper detection, pulse counting, and remote communication via CAN/USB. IC Role / Device Role / Timing Role: System-on-chip handling metrology interface, RTC-based billing, CAN network stack, and encrypted data upload. Use Value: TSIP-based AES256 secures firmware and usage data; IEC60730 features satisfy utility certification requirements. |
| Home Appliance Control | Building Automation Node |
Use Scenario: Washing machine control board requiring motor drive timing, temperature sensing, and user interface feedback. IC Role / Device Role / Timing Role: Real-time MCU coordinating MTU3a PWM outputs for inverter control, S12AD for NTC readings, and CMTW for precise cycle timing. Use Value: 120 MHz CPU and hardware event linking reduce jitter in motor commutation; on-chip temperature sensor enables thermal derating without external components. | Use Scenario: HVAC zone controller interfacing with sensors, actuators, and BACnet/IP gateway over RS485 (via SCI) and CAN. IC Role / Device Role / Timing Role: Edge node processor executing PID loops, managing SDHI-based configuration storage, and handling secure OTA updates. Use Value: QSPIX enables fast boot from external flash; RIICHS supports high-speed sensor buses up to 3.4 Mbps for multi-drop temperature arrays. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 32-bit industrial MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F56718DGBP#20 | Same RX671 Group, identical package and pinout, but with 1.5 MB code flash and 256 KB SRAM | Suitable where reduced memory footprint suffices and cost optimization is prioritized | Select when application firmware fits within 1.5 MB and 256 KB RAM; retains all peripheral compatibility |
| R5F566TEADFP#30 | RX66T Group part in 144-pin LQFP; 160 MHz CPU, 1 MB flash, no TSIP, no SDHI, no QSPIX, enhanced motor control timers | Targeted at inverter-driven motor control rather than HMI/security-focused systems | Choose only for motor-centric designs requiring higher PWM resolution and no secure boot or external flash boot needs |
Compared with R5F56719DGBP#20, the R5F56718DGBP#20 offers identical peripheral integration and pin compatibility at lower memory capacity, while the R5F566TEADFP#30 trades security, storage interfaces, and HMI features for higher motor-control precision - making R5F56719DGBP#20 optimal for secure, feature-rich embedded applications demanding full connectivity and upgradeability.
Availability
R5F56719DGBP#20 is available at Aetrix Electronics and suitable for industrial HMI, smart metering, home appliance control, and building automation nodes requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for R5F56719DGBP#20 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader headquartered in Tokyo, Japan, delivering microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RX671 Group is designed for industrial and consumer applications requiring high performance, functional safety, and advanced human-machine interaction - emphasizing secure firmware execution, capacitive touch, and rich connectivity.
FAQ
What is the maximum operating frequency and CoreMark score of the R5F56719DGBP#20?
The R5F56719DGBP#20 operates at a maximum frequency of 120 MHz and achieves 707 CoreMark points under benchmark conditions. This performance stems from the RXv3 CPU core's optimized instruction pipeline, double-precision FPU, and zero-wait-state access to 384 KB SRAM. The R5F56719DGBP#20 maintains deterministic real-time response even under heavy computational load, making it suitable for industrial control tasks requiring tight timing constraints.
Does the R5F56719DGBP#20 support secure firmware updates and cryptographic operations?
Yes, the R5F56719DGBP#20 integrates Trusted Secure IP (TSIP) supporting AES128/192/256, SHA256, RSA, ECC, and a true-random number generator. It enables secure boot, encrypted firmware updates, and runtime key protection. The R5F56719DGBP#20 uses hardware-accelerated crypto engines to offload processing from the CPU, ensuring minimal latency during secure communications or OTA updates without compromising real-time responsiveness.
What package type and pin count does the R5F56719DGBP#20 use?
The R5F56719DGBP#20 is housed in a PLQP0144KA-B package: a 144-pin Low-profile Quad Flat Package with 0.50-mm pitch and 20 × 20 mm body size. This package supports industrial temperature range (-40°C to +85°C), includes an exposed thermal pad for enhanced heat dissipation, and is compatible with standard reflow soldering processes. The R5F56719DGBP#20 pinout aligns with the RX671 Group's 144-pin variant specification, enabling drop-in replacement within the same family.
Can the R5F56719DGBP#20 execute code directly from external serial flash memory?
Yes, the R5F56719DGBP#20 includes a Quad-SPI memory interface (QSPIX) that supports direct code fetch from external serial flash using extended SPI, dual-SPI, and quad-SPI protocols. Address width is selectable (8/16/24/32 bits), and the interface operates synchronously with ICLK up to 120 MHz. This capability allows the R5F56719DGBP#20 to boot and run applications from external memory, expanding effective code space beyond its 2 MB on-chip flash.
Which communication interfaces are supported by the R5F56719DGBP#20 for industrial networking?
The R5F56719DGBP#20 supports CAN 2.0B (2 channels, 32 mailboxes each), USB 2.0 Full-Speed host/function/OTG, multiple SCI/RSPI/RIIC interfaces, and SD host interface - all suitable for industrial networking. Its CAN module complies with ISO11898-1, and RIICHS delivers up to 3.4 Mbps for high-speed sensor buses. These interfaces allow the R5F56719DGBP#20 to serve as a central node in distributed control systems, bridging fieldbus, wireless gateways, and local HMI without external protocol translators.
R5F56719DGBP#20 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 64-TFBGA
- Series:
- RX671
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RXv3
- Core Size:
- 32-Bit Single-Core
- Speed:
- 120MHz
- Connectivity:
- I2C, LINbus, QSPI, SCI, SPI, USB
- Peripherals:
- Capacitive Touch, DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 43
- Program Memory Size:
- 1MB (1M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 384K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 10x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F56719DGBP#20 FAQ
1.How can I place an order for R5F56719DGBP#20 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F56719DGBP#20 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F56719DGBP#20 reliable?
The price and inventory of R5F56719DGBP#20 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F56719DGBP#20 is usually 5 days.
3.What payment methods are accepted for R5F56719DGBP#20?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F56719DGBP#20 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F56719DGBP#20?
R5F56719DGBP#20 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F56719DGBP#20 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F56719DGBP#20?
For technical support, including R5F56719DGBP#20 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F56719DGBP#20 requirements.
6.How does Aetrix verify that R5F56719DGBP#20 is sourced from the original manufacturer or authorized distributors?
All R5F56719DGBP#20 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F56719DGBP#20 meets industry standards.
7.What is the process for return or replacement of R5F56719DGBP#20?
All R5F56719DGBP#20 units undergo pre-shipment inspection (PSI). If there is an issue with R5F56719DGBP#20, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F56719DGBP#20 part is unused and in its original packaging.
Return procedure for R5F56719DGBP#20:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F56719DGBP#20 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

