Renesas R5F56719DGFM#10
- Part No.:
- R5F56719DGFM#10
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 64-LQFP
- Datasheet:
-
R5F56719DGFM#10.pdf
- Description:
- IC MCU 32BIT 1MB FLASH 64LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:4,458
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F56719DGFM#10 from Renesas is a 32-bit RXv3 microcontroller operating at up to 120 MHz, featuring double-precision IEEE-754 FPU, 1 MB on-chip code flash, 384 KB SRAM, and integrated CAN, USB 2.0 FS, SD host interface, and capacitive touch sensing - deployed in industrial HMI and smart metering systems requiring real-time control and secure firmware execution.
For engineers reviewing the R5F56719DGFM#10 datasheet, R5F56719DGFM#10 pinout, R5F56719DGFM#10 application, or R5F56719DGFM#10 equivalent, key selection criteria include dual-bank flash for safe firmware updates, TSIP-based AES256/SHA256 encryption, IEC60730-compliant self-test features, and 114 GPIO with 5-V tolerance for robust peripheral interfacing.
Technical Context
The R5F56719DGFM#10 implements the RXv3 CPU core with 113 instructions, including DSP and floating-point extensions, and supports little-endian or big-endian data arrangement. Its clock system integrates PLL, HOCO (16/18/20 MHz), LOCO (240 kHz), and sub-clock oscillator (32.768 kHz) with independent domain-specific clock dividers (ICLK up to 120 MHz, PCLKA/B up to 120/60 MHz).
It embeds three DMA controllers - DMACAb (8 channels), EXDMACa (2 channels), and DTCb (1 channel) - enabling concurrent transfers across peripherals including QSPIX (120 MHz fetch), SDHI (25 MB/s), and multiple SCI/RSPI interfaces. The MPU enforces eight configurable memory protection regions (min. 16 bytes), while the Trusted Secure IP (TSIP) provides hardware-accelerated cryptographic operations and key protection.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv3 32-bit, 120 MHz max - enables deterministic real-time response and 707 CoreMark performance |
| Memory | 1 MB code flash (dual-bank), 8 KB data flash (100k write cycles), 384 KB SRAM (no-wait @120 MHz) |
| FPU | Double-precision IEEE-754 coprocessor - supports high-accuracy motor control and sensor fusion math |
| Security | Trusted Secure IP (TSIP) with AES128/192/256, SHA256, TRNG, and key anti-copy protection |
| Peripherals | 2× CAN (ISO11898-1, 32 mailboxes/channel), 1× USB 2.0 FS host/function, 1× SDHI (25 MB/s), 1× QSPIX |
| ADC & Sensing | Two 12-bit S12AD units (8+12 ch), on-die temperature sensor (±1°C), CTSU supporting 17 self-cap or 64 mutual-cap keys |
| Power & Temp | 2.7–3.6 V supply, –40°C to +105°C (G-version), four low-power modes including deep software standby with 4 KB backup RAM |
Pinout & Package
Package: PLQP0144KA-B (144-pin LQFP, 20 × 20 mm, 0.50-mm pitch). Pin count and I/O configuration align with 114 general-purpose pins, including 20 with 5-V tolerance, 113 with pull-up and open-drain capability, and dedicated pins for USB DP/DM, CANH/CANL, SDIO, QSPIX, and CTSU electrode inputs.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / AVCC0 / AVCC1 | Main & analog power supply | Separate domains enable noise isolation for ADC and digital logic; all require 2.7–3.6 V |
| VBATT | Backup power input | Supplies RTC, backup registers, and sub-clock oscillator during main power loss |
| XTAL / EXTAL | Main crystal oscillator terminals | Support 8–24 MHz external resonator for precise system clock generation |
| USB_DP / USB_DM | USB 2.0 full-speed differential pair | Integrated transceiver eliminates external PHY; supports host, function, and OTG modes |
| CANH / CANL | CAN bus differential signal lines | Direct connection to ISO11898-1 compliant physical layer; two independent channels supported |
| SD0_CMD / SD0_CLK / SD0_DAT0–3 | SD host interface signals | Enable 1- or 4-bit SD/SDIO card interfacing at up to 25 MB/s (high-speed mode) |
| QSPIX_IO0–3 / QSPIX_SCK / QSPIX_SSL | Quad-SPI memory interface | Supports extended/dual/quad SPI protocols for direct code/data fetch from serial flash |
| CTSU_TS0–16 | Capacitive touch sensing electrodes | Configurable for self-cap (17 keys) or mutual-cap matrix (64 keys); no external components required |
Key Features
| Feature | Design Value |
|---|---|
| Dual-bank flash architecture | Enables seamless firmware updates without halting application execution - critical for field-deployed industrial devices |
| IEC60730 safety support | Includes oscillation-stop detection, CRC-A, IWDTa windowing, A/D self-diagnostic, and register write protection for Class B compliance |
| Event Link Controller (ELC) | Hardware interconnect for 99 internal events - eliminates CPU overhead for timer-triggered ADC sampling or PWM synchronization |
| Trusted Memory (TM) function | Restricts instruction execution to protected flash areas and prevents unauthorized readout of secured code segments |
| Flexible clock domain control | Independent PCLKA/PCLKB/PCLKC/PCLKD domains allow mixed-speed peripheral operation (e.g., 120 MHz MTU + 60 MHz ADC) |
Applications
| Industrial HMI Panel | Smart Electricity Meter |
|---|---|
Use Scenario: Touch-enabled front-panel display with real-time energy monitoring, tariff switching, and tamper detection. IC Role / Device Role / Timing Role: Main application MCU handling GUI rendering, capacitive touch decoding, secure metering data logging, and RS485/PLC communication via SCI/SCIh. Use Value: Integrated CTSU eliminates external touch controller; TSIP ensures firmware integrity and encrypted data storage per DLMS/COSEM standards. | Use Scenario: DIN-rail mounted meter with load profiling, remote firmware update, and anti-tampering alerts. IC Role / Device Role / Timing Role: System controller managing metrology ADC interface, secure SEPP/DES encryption, CAN-based grid communication, and RTC-backed time-stamped event logging. Use Value: Dual-bank flash enables fail-safe OTA updates; IEC60730-certified diagnostics satisfy utility-grade safety requirements. |
| Home Energy Gateway | Programmable Logic Controller (PLC) I/O Module |
Use Scenario: Zigbee/Z-Wave gateway aggregating HVAC, lighting, and solar inverter data for cloud upload. IC Role / Device Role / Timing Role: Central hub MCU executing protocol translation (Modbus RTU → MQTT), SD card data buffering, and USB-based field service interface. Use Value: SDHI + QSPIX allows local data caching and boot-from-serial-flash resilience; USB 2.0 FS simplifies technician tooling. | Use Scenario: DIN-rail mounted distributed I/O module with analog/digital input conditioning and EtherCAT slave interface. IC Role / Device Role / Timing Role: Real-time motion control co-processor managing PWM-driven actuators, synchronized ADC sampling, and CANopen master communication. Use Value: 120 MHz RXv3 core + MTU3a complementary PWM delivers µs-level timing precision; 5-V tolerant GPIO interfaces directly with legacy 24 V industrial sensors. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 32-bit industrial MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F56718DFM#30 | Same RX671 Group, 512 KB flash, 256 KB SRAM, identical package and pinout | Limited memory headroom for complex GUI or dual-application firmware | Select when cost-sensitive designs do not require >512 KB flash or >256 KB SRAM |
| R5F566TEADFP#30 | RX66T Group, 160 MHz, 1 MB flash, 256 KB SRAM, optimized for motor control (32-bit MTU3b, encoder interfaces) | Enhanced PWM resolution and current-sense ADC integration; lacks SDHI, QSPIX, and CTSU | Prefer for servo/inverter applications where motor timing precision outweighs HMI/storage needs |
Compared with R5F56718DFM#30, the R5F56719DGFM#10 offers +512 KB flash and +128 KB SRAM for larger firmware images and data buffers; versus R5F566TEADFP#30, it trades motor-specific peripherals for broader connectivity (SDHI, USB, CTSU) and security (TSIP), making it better suited for connected edge nodes than real-time motor drives.
Availability
R5F56719DGFM#10 is available at Aetrix Electronics and suitable for industrial HMI, smart metering, home energy gateways, and programmable logic controller I/O modules requiring stable component supply across multi-year production cycles.
Supply support for R5F56719DGFM#10 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RX671 Group targets high-integrity industrial applications demanding functional safety, secure firmware execution, and rich connectivity - designed specifically for smart meters, HMI panels, and edge gateways needing IEC60730 compliance and long-term supply stability.
FAQ
What is the maximum operating frequency and CoreMark score of the R5F56719DGFM#10?
The R5F56719DGFM#10 operates at a maximum frequency of 120 MHz and achieves 707 CoreMark points under benchmark conditions. This performance stems from its RXv3 CPU core with dual-issue pipeline, on-chip 32-bit multiplier/divider, and zero-wait-state access to 384 KB SRAM. The R5F56719DGFM#10 maintains this throughput across real-world workloads involving floating-point math, interrupt handling, and peripheral data movement.
Does the R5F56719DGFM#10 support secure firmware updates and cryptographic acceleration?
Yes, the R5F56719DGFM#10 integrates Trusted Secure IP (TSIP) providing hardware-accelerated AES128/192/256, SHA256, RSA, ECC, and TRNG functions, along with key protection against illicit copying. Its dual-bank flash enables atomic firmware swaps, and the Trusted Memory (TM) feature restricts code execution to authenticated flash regions - collectively ensuring secure, verified, and resilient over-the-air updates for the R5F56719DGFM#10.
What are the key safety features that help the R5F56719DGFM#10 meet IEC60730 requirements?
The R5F56719DGFM#10 includes oscillation-stoppage detection, CRC-A for memory checking, independent watchdog timer (IWDTa) with windowing, self-diagnostic A/D converter test, and register write protection - all documented in Renesas' IEC60730 compliance guide. These features are implemented in hardware and validated for Class B operation, enabling certified system-level safety certification when used per the R5F56719DGFM#10 reference design guidelines.
Can the R5F56719DGFM#10 interface directly with SD cards and serial NOR flash memory?
Yes, the R5F56719DGFM#10 includes a dedicated SD host interface (SDHI) supporting 1- and 4-bit buses at up to 25 MB/s (high-speed mode), and a Quad-SPI memory interface (QSPIX) compatible with extended/dual/quad SPI protocols for direct code/data fetch. Both peripherals are fully integrated - no external level shifters or glue logic required - enabling reliable, high-bandwidth storage interfacing for the R5F56719DGFM#10 in data-logging and boot-from-flash applications.
How many capacitive touch channels does the R5F56719DGFM#10 support, and what configurations are available?
The R5F56719DGFM#10 integrates a Capacitive Touch Sensing Unit (CTSUa) supporting up to 17 self-capacitance keys (one pin per key) or up to 64 mutual-capacitance keys (17-pin matrix). Electrode inputs map directly to dedicated CTSU_TS0–TS16 pins, with built-in noise suppression and auto-calibration - eliminating external RC networks and reducing BOM cost for touch-enabled HMI designs using the R5F56719DGFM#10.
R5F56719DGFM#10 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 64-LQFP
- Series:
- RX671
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RXv3
- Core Size:
- 32-Bit Single-Core
- Speed:
- 120MHz
- Connectivity:
- I2C, LINbus, QSPI, SCI, SPI, USB
- Peripherals:
- Capacitive Touch, DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 44
- Program Memory Size:
- 1MB (1M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 384K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 10x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F56719DGFM#10 FAQ
1.How can I place an order for R5F56719DGFM#10 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F56719DGFM#10 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F56719DGFM#10 reliable?
The price and inventory of R5F56719DGFM#10 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F56719DGFM#10 is usually 5 days.
3.What payment methods are accepted for R5F56719DGFM#10?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F56719DGFM#10 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F56719DGFM#10?
R5F56719DGFM#10 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F56719DGFM#10 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F56719DGFM#10?
For technical support, including R5F56719DGFM#10 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F56719DGFM#10 requirements.
6.How does Aetrix verify that R5F56719DGFM#10 is sourced from the original manufacturer or authorized distributors?
All R5F56719DGFM#10 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F56719DGFM#10 meets industry standards.
7.What is the process for return or replacement of R5F56719DGFM#10?
All R5F56719DGFM#10 units undergo pre-shipment inspection (PSI). If there is an issue with R5F56719DGFM#10, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F56719DGFM#10 part is unused and in its original packaging.
Return procedure for R5F56719DGFM#10:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F56719DGFM#10 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

