Renesas R5F56719DGLE#20
- Part No.:
- R5F56719DGLE#20
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 145-TFLGA
- Datasheet:
-
R5F56719DGLE#20.pdf
- Description:
- IC MCU 32BIT 1MB FLASH 145TFLGA
- Quantity:
- Payment:

- Shipping:

Inventory:1,331
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F56719DGLE#20 from Renesas is a 32-bit RXv3 microcontroller operating at up to 120 MHz, featuring double-precision IEEE-754 FPU, 2 MB on-chip code flash with dual-bank support, 384 KB SRAM, and integrated CAN, USB 2.0 FS, SD host interface, QSPIX, and capacitive touch sensing - deployed in industrial HMI and smart metering systems requiring real-time control, secure firmware updates, and low-power operation.
For engineers reviewing the R5F56719DGLE#20 datasheet, R5F56719DGLE#20 pinout, R5F56719DGLE#20 application, or R5F56719DGLE#20 equivalent, key selection considerations include its 144-pin LFQFP package (PLQP0144KA-B), 120-MHz timing compliance, TSIP-based AES256/SHA256 encryption, IEC60730 safety features, and RTC with battery-backed operation.
Technical Context
The R5F56719DGLE#20 implements the RXv3 CPU core with 16 general-purpose 32-bit registers, double-precision FPU (16×64-bit data registers), and collective register bank save for fast context switching. It supports little-endian instruction/data layout and includes a 32×32→64-bit multiplier and 32/32→32-bit divider.
Its clock system integrates PLL, sub-clock oscillator (32.768 kHz), and dedicated 120-kHz IWDT oscillator. Peripheral clocks are independently configurable: ICLK up to 120 MHz (CPU, QSPIX), PCLKA up to 120 MHz (MTU, RSPI), PCLKB up to 60 MHz (most peripherals), and ADCLK up to 60 MHz (S12AD units).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv3 32-bit, 120 MHz max - enables deterministic real-time execution with 707 CoreMark performance. |
| FPU | Double-precision IEEE-754 - supports high-accuracy sensor fusion and motor control math without software emulation. |
| Flash Memory | 2 MB code flash with dual-bank - allows safe over-the-air firmware updates without halting application execution. |
| RAM | 384 KB SRAM (no wait states) + 4 KB standby RAM - sustains critical state during deep software standby with VBATT backup. |
| Security | Trusted Secure IP (TSIP) with AES256, SHA256, TRNG, and key protection - meets IEC60730 Class B requirements for secure boot and runtime integrity. |
| Analog | Two 12-bit S12AD units (8+12 channels), 0.48 µs conversion - enables simultaneous sampling of multiple sensors with self-diagnostic capability. |
| Package | PLQP0144KA-B, 144-pin LFQFP, 20 × 20 mm, 0.50-mm pitch - provides 113 GPIOs with 5-V tolerance and configurable drive strength. |
Pinout & Package
Package: PLQP0144KA-B, 144-pin LQFP, 20 × 20 mm, 0.50-mm pitch, exposed thermal pad (EP), RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / AVCC0 / AVCC1 | Core & analog power supply | 2.7–3.6 V operation; separate analog domains ensure ADC accuracy and noise immunity. |
| VBATT | Backup power input | Supplies RTC, backup registers, and sub-clock oscillator during main power loss - enables calendar continuity. |
| XTAL / EXTAL | Main crystal oscillator terminals | Supports 8–24 MHz external resonator for precise system clock generation and USB timing compliance. |
| RES# | Active-low reset input | Hardware reset assertion; synchronous release ensures reliable initialization under noisy conditions. |
| USB_DP / USB_DM | Full-speed USB 2.0 differential pair | Integrated transceiver eliminates external PHY - enables HID, CDC, or MSC class device implementation. |
| TXD0 / RXD0 | SCI0 asynchronous serial interface | Configurable baud rate generator supports UART debug, bootloader, or host communication without external timers. |
| CTSU00–CTSU16 | Capacitive touch sensing inputs | Self-capacitance mode supports up to 17 independent keys - enables robust front-panel HMI with no mechanical switches. |
| SD0_CLK / SD0_CMD / SD0_DAT0–3 | SD host interface signals | 1- or 4-bit SD bus supporting SD memory cards and SDIO peripherals (e.g., Wi-Fi modules) at 25 MB/s. |
Key Features
| Feature | Design Value |
|---|---|
| Dual-bank flash architecture | Enables background programming while executing from alternate bank - critical for fail-safe firmware updates in field-deployed devices. |
| IEC60730 safety suite | Includes oscillation-stop detection, CRC-accelerated self-test, A/D diagnostic, and register write protection - reduces certification effort for household appliances and industrial controls. |
| Event Link Controller (ELC) | 99 internal event signals routed without CPU intervention - synchronizes timer triggers, ADC starts, and DMA transfers for deterministic low-latency response. |
| QSPIX interface | Supports extended/dual/quad-SPI protocols with 8–32-bit address width - boots directly from external serial flash or executes XIP code. |
| Capacitive Touch Sensing Unit (CTSUa) | Self- and mutual-capacitance modes with hardware filtering - delivers noise-immune touch detection in EMI-heavy environments like motor drives. |
Applications
| Industrial HMI Panel | Smart Energy Meter |
|---|---|
Use Scenario: Touch-enabled display with real-time energy monitoring, tariff switching, and local configuration via capacitive buttons. IC Role / Device Role / Timing Role: Main application controller managing GUI rendering, touch input processing, secure metering data logging, and RS485/PLC communication. Use Value: Integrated CTSU eliminates external touch controller IC; dual-bank flash enables remote firmware patching without service interruption. | Use Scenario: DIN-rail mounted electricity meter with tamper detection, temperature compensation, and encrypted data upload via NB-IoT module. IC Role / Device Role / Timing Role: System-on-chip handling metrology calculations (via S12AD), RTC-corrected time-stamping, TSIP-secured data signing, and SDIO-connected cellular modem interface. Use Value: On-chip temperature sensor feeds ADC unit 1 for real-time calibration; backup domain preserves RTC and registers during brownout events. |
| Home Appliance Control Board | Automated Building Gateway |
Use Scenario: Washing machine main board coordinating motor control (PWM), water level sensing, user interface, and cloud connectivity. IC Role / Device Role / Timing Role: Real-time MCU executing PID loops via MTU3a complementary PWM outputs, managing CAN bus communication with display/inverter modules, and running lightweight RTOS. Use Value: 120-MHz RXv3 core delivers sufficient headroom for concurrent motor control, UI refresh, and BLE/Wi-Fi coexistence management. | Use Scenario: HVAC gateway aggregating Modbus RTU, KNX, and BACnet MS/TP traffic into MQTT payloads for cloud telemetry. IC Role / Device Role / Timing Role: Protocol translation hub using multiple SCI/RSPI channels, USB host for configuration dongle, and SDHI for local log storage and firmware rollback. Use Value: 13-channel SCI support enables simultaneous legacy fieldbus interfaces; TSIP accelerates TLS handshake for secure MQTT transport. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 32-bit industrial MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F56718DFPE#30 | Same RX671 Group, 100-pin TFLGA (PTLG0100JB-A), 1 MB flash, 256 KB SRAM, no SDHI or QSPIX | Limited peripheral count; suitable for cost-sensitive, space-constrained designs without SD or quad-SPI needs | Select when footprint and BOM cost are prioritized over expandability and external memory boot capability. |
| R5F566TEBDFP#30 | RX66T Group, 100-pin TFLGA, 120 MHz, 1 MB flash, 192 KB SRAM, optimized for motor control (3x MTU3, 3-phase PWM) | Enhanced timer resources and current-sense ADC integration; lacks TSIP, SDHI, USB host, and CTSU | Prefer for inverter-driven applications where motor control precision outweighs security and HMI features. |
Compared with R5F56719DGLE#20, R5F56718DFPE#30 offers reduced I/O and memory but lower package cost, while R5F566TEBDFP#30 trades security and connectivity for superior motor control timing resolution - making R5F56719DGLE#20 optimal for secure, connected, touch-enabled edge nodes.
Availability
R5F56719DGLE#20 is available at Aetrix Electronics and suitable for industrial HMI, smart metering, home appliance control, and building automation systems requiring stable component supply, long-term lifecycle assurance, and full production traceability.
Supply support for R5F56719DGLE#20 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader headquartered in Tokyo, Japan, delivering microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RX671 Group targets high-integrity industrial applications demanding functional safety (IEC60730), secure firmware execution (TSIP), and rich connectivity - positioning R5F56719DGLE#20 as a scalable solution for next-generation smart infrastructure endpoints.
FAQ
What is the maximum operating frequency and core architecture of the R5F56719DGLE#20?
The R5F56719DGLE#20 operates at a maximum frequency of 120 MHz using the 32-bit RXv3 CPU core. It features double-precision IEEE-754 floating-point support, 16 general-purpose registers, and a 32×32→64-bit hardware multiplier. This architecture delivers 707 CoreMark performance and enables deterministic real-time execution in applications such as motor control and sensor fusion - all within the R5F56719DGLE#20's validated thermal envelope.
Does the R5F56719DGLE#20 support secure firmware updates and cryptographic operations?
Yes, the R5F56719DGLE#20 integrates Trusted Secure IP (TSIP) with hardware-accelerated AES128/192/256, SHA256, RSA, ECC, and a true random number generator (TRNG). Its dual-bank flash architecture allows background programming while executing from the active bank - enabling authenticated, encrypted over-the-air updates without system downtime. These capabilities are fully implemented and verified in the R5F56719DGLE#20 silicon revision per Renesas R01DS0373EJ0120.
What package type and pin count does the R5F56719DGLE#20 use?
The R5F56719DGLE#20 uses the PLQP0144KA-B package: a 144-pin Low-Profile Quad Flat Package measuring 20 × 20 mm with 0.50-mm pitch and an exposed thermal pad. It provides 113 general-purpose I/O pins with 5-V tolerance, programmable pull-up/down, open-drain capability, and configurable drive strength - matching the pinout defined in Table 1.2 of the R5F56719DGLE#20 datasheet R01DS0373EJ0120 Rev.1.20.
Can the R5F56719DGLE#20 operate with battery backup for RTC and registers?
Yes, the R5F56719DGLE#20 supports battery backup via the VBATT pin, maintaining operation of the sub-clock oscillator, real-time clock (RTC), and 4 KB of backup registers during main power loss. The RTC retains calendar accuracy and supports time-capture on external events. This functionality is electrically validated across the –40°C to +85°C temperature range specified for the R5F56719DGLE#20 D-version grade.
Which communication interfaces are integrated into the R5F56719DGLE#20?
The R5F56719DGLE#20 integrates USB 2.0 Full-Speed host/function/OTG (with 2 KB buffer), two CAN 2.0B channels (32 mailboxes each), three I²C interfaces (including RIICHS at 3.4 Mbps), 13 SCI channels (asynchronous, SPI/I²C emulation), two RSCI with Manchester encoding, QSPIX for serial flash, SD host interface (25 MB/s), and RSPI/RSPIA for SPI peripherals. All interfaces are silicon-verified and documented in the R5F56719DGLE#20 peripheral summary tables.
R5F56719DGLE#20 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 145-TFLGA
- Series:
- RX671
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RXv3
- Core Size:
- 32-Bit Single-Core
- Speed:
- 120MHz
- Connectivity:
- CANbus, I2C, LINbus, QSPI, SCI, SPI, USB
- Peripherals:
- Capacitive Touch, DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 111
- Program Memory Size:
- 1MB (1M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 384K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 20x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F56719DGLE#20 FAQ
1.How can I place an order for R5F56719DGLE#20 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F56719DGLE#20 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F56719DGLE#20 reliable?
The price and inventory of R5F56719DGLE#20 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F56719DGLE#20 is usually 5 days.
3.What payment methods are accepted for R5F56719DGLE#20?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F56719DGLE#20 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F56719DGLE#20?
R5F56719DGLE#20 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F56719DGLE#20 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F56719DGLE#20?
For technical support, including R5F56719DGLE#20 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F56719DGLE#20 requirements.
6.How does Aetrix verify that R5F56719DGLE#20 is sourced from the original manufacturer or authorized distributors?
All R5F56719DGLE#20 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F56719DGLE#20 meets industry standards.
7.What is the process for return or replacement of R5F56719DGLE#20?
All R5F56719DGLE#20 units undergo pre-shipment inspection (PSI). If there is an issue with R5F56719DGLE#20, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F56719DGLE#20 part is unused and in its original packaging.
Return procedure for R5F56719DGLE#20:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F56719DGLE#20 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

