Renesas R5F56719HDNE#30
- Part No.:
- R5F56719HDNE#30
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 48-WFQFN Exposed Pad
- Datasheet:
-
R5F56719HDNE#30.pdf
- Description:
- IC MCU 32BIT 1MB FLASH 48WFQFN
- Quantity:
- Payment:

- Shipping:

Inventory:416
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F56719HDNE#30 from Renesas is a 32-bit RXv3 microcontroller operating at up to 120 MHz, featuring double-precision IEEE-754 FPU, 2 MB on-chip code flash with dual-bank support, 384 KB SRAM, and integrated CAN, USB 2.0 FS, SD host interface, QSPIX, and capacitive touch sensing unit - deployed in industrial HMI, smart metering, and connected appliance control systems.
For engineers reviewing the R5F56719HDNE#30 datasheet, R5F56719HDNE#30 pinout, R5F56719HDNE#30 application, or R5F56719HDNE#30 equivalent, key selection criteria include its 120-MHz real-time performance (707 CoreMark), IEC60730-compliant safety features (TSIP, MPU, self-diagnostic A/D), 114 GPIOs with 5-V tolerance, and support for battery-backed RTC and deep software standby modes.
Technical Context
The R5F56719HDNE#30 implements the RXv3 CPU core with 16 general-purpose 32-bit registers, double-precision FPU (16×64-bit data registers), and collective register bank save for fast context switching. It integrates a memory protection unit (MPU) with eight configurable regions (min. 16-byte granularity) and supports little- or big-endian data arrangement.
Clock architecture includes main crystal oscillator (8–24 MHz), sub-clock (32.768 kHz), internal HOCO (16/18/20 MHz), LOCO (240 kHz), and IWDT-dedicated 120-kHz oscillator. Peripheral clocks are independently configurable: ICLK up to 120 MHz, PCLKA up to 120 MHz (for MTU/RSPI/RIICHS), PCLKB up to 60 MHz (for most peripherals), and ADCLK up to 60 MHz per A/D unit.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv3 32-bit, 120 MHz max, 707 CoreMark, double-precision IEEE-754 FPU |
| Memory | 2 MB code flash (dual-bank, BGO programming), 8 KB data flash (100k cycles), 384 KB SRAM (no-wait), 4 KB standby RAM |
| Peripherals | CAN ×2 (32 mailboxes/channel), USB 2.0 FS host/function/OTG, SDHI (25 MB/s), QSPIX, RIIC/RIICHS (3.4 Mbps), 13× SCI, 2× RSCI, 3× RSPId, 1× RSPIA |
| Analog | Two 12-bit S12AD units (8 + 12 ch), self-diagnostic, disconnection detection, temperature sensor (±1°C) |
| Security & Safety | Trusted Secure IP (TSIP) with AES128/192/256, RSA, ECC, TRNG, SHA256; MPU; IEC60730 compliance functions |
| Package & Temp | PLQP0144KA-B (144-pin LFQFP, 20×20 mm, 0.5 mm pitch), –40°C to +85°C (D-version) |
| I/O | 114 general-purpose pins with 5-V tolerance, open-drain, pull-up, switchable drive strength |
Pinout & Package
Package: PLQP0144KA-B - 144-pin Low-profile Quad Flat Package, 20 mm × 20 mm body, 0.50 mm pitch, exposed thermal pad, RoHS compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, AVCC0, AVCC1 | Power supply inputs | Core/analog domain supplies (2.7–3.6 V); separate AVCC domains enable noise-isolated analog operation |
| VBATT | Backup power input | Enables RTC, backup registers, and sub-clock oscillator during main power loss |
| RES# | Active-low reset input | Hardware reset assertion; internal POR/LVD also available |
| CLKIN, CLKOUT | Main clock oscillator terminals | Supports 8–24 MHz crystal; CLKOUT can output divided system clock for trace/debug sync |
| EXCLK | External clock input | Accepts up to 30 MHz external clock for PLL reference or direct system clock |
| MD0, MD1 | Mode setting pins | Determine boot mode (single-chip, SCI/USB/FINE boot) and ROM enable state at reset release |
Key Features
| Feature | Design Value |
|---|---|
| Dual-bank flash architecture | Enables seamless firmware updates via background programming while executing from alternate bank - critical for OTA reliability |
| IEC60730-compliant safety suite | Includes oscillation-stop detection, CRC-A, IWDT windowing, A/D self-test, and register write protection - certified for Class B appliance control |
| Capacitive touch sensing (CTSUa) | Supports 17 self-capacitance keys or 64 mutual-capacitance keys with built-in noise immunity - eliminates external touch controller in HMI designs |
| Event Link Controller (ELC) | 99 internal event signals routed without CPU intervention - enables deterministic low-latency peripheral chaining (e.g., timer-triggered A/D → DMA → interrupt) |
| Trusted Secure IP (TSIP) | Hardware-accelerated crypto engine with key protection prevents firmware cloning and enables secure boot/authenticated updates |
Applications
| Industrial HMI Panels | Smart Energy Meters |
|---|---|
Use Scenario: Touch-enabled operator interface with real-time data visualization, local logging, and remote communication via CAN/USB. IC Role / Device Role / Timing Role: Main application processor managing display refresh, capacitive touch decoding, CAN bus polling, and USB CDC virtual COM port. Use Value: Integrated CTSU eliminates external touch controller; dual-bank flash enables field-upgradable UI firmware without downtime. | Use Scenario: DIN-rail mounted electricity meter with metrology IC interface, tamper detection, secure firmware updates, and PLC/GPRS backhaul. IC Role / Device Role / Timing Role: System controller handling time-stamped energy accumulation, TSIP-secured firmware validation, and RTC-synchronized log uploads. Use Value: IEC60730-certified safety features satisfy regulatory requirements; battery-backed RTC maintains billing accuracy during power outages. |
| Home Appliance Control Units | Building Automation Controllers |
Use Scenario: Washing machine main board requiring motor control (PWM), sensor monitoring (A/D, temp), user interface (touch), and connectivity (USB/SD). IC Role / Device Role / Timing Role: Central MCU coordinating MTU3a PWM outputs, 12-bit A/D sampling of current/voltage/temperature, and CTSU-based button detection. Use Value: On-chip 120-MHz PWM with dead-time insertion and complementary outputs simplifies inverter gate driver design. | Use Scenario: HVAC zone controller interfacing with BACnet MS/TP over RS-485, reading multiple environmental sensors, and managing relay outputs. IC Role / Device Role / Timing Role: Protocol-aware controller using SCIh with LIN/UART framing, ELC-linked timer-triggered A/D scans, and RIICHS for local sensor hub communication. Use Value: Hardware LIN support and 13-channel SCI reduce software overhead; 5-V tolerant I/O simplifies interface to legacy 5-V sensor buses. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 32-bit industrial MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F56709HDNE#30 | Same RX671 Group, 1 MB flash (vs. 2 MB), identical peripherals and package | Suitable where firmware size < 1 MB and cost sensitivity outweighs future-proofing headroom | Select when flash capacity requirement is confirmed ≤1 MB and BOM cost optimization is prioritized |
| R5F566TEADFP#30 | RX66T Group, 160 MHz, 1 MB flash, focused on motor control (3× MTU3, 3× CMTW), no SDHI/QSPIX/CTSU | Optimized for servo/inverter drives; lacks HMI and secure storage features of R5F56719HDNE#30 | Choose only for high-performance motor control without touch, SD, or crypto requirements |
Compared with R5F56709HDNE#30, the R5F56719HDNE#30 provides 100% more flash for complex GUI or secure firmware storage; versus R5F566TEADFP#30, it trades raw motor-control timing precision for broader HMI, connectivity, and security capabilities - making it superior for integrated appliance or building controller designs requiring both control and user-facing functionality.
Availability
R5F56719HDNE#30 is available at Aetrix Electronics and suitable for industrial HMI, smart metering, home appliance control, and building automation systems requiring stable component supply, long-term lifecycle assurance, and full documentation traceability.
Supply support for R5F56719HDNE#30 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader headquartered in Tokyo, Japan, specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RX671 Group - including the R5F56719HDNE#30 - is engineered for high-integrity industrial applications demanding real-time responsiveness, functional safety (IEC60730), cryptographic security, and rich human-machine interface capability.
FAQ
What is the maximum operating frequency and CoreMark score of the R5F56719HDNE#30?
The R5F56719HDNE#30 operates at a maximum frequency of 120 MHz and achieves 707 CoreMark points under benchmark conditions. This performance stems from the RXv3 CPU core's efficient pipeline, double-precision FPU, and zero-wait-state access to 384 KB SRAM at full speed - enabling deterministic real-time execution in demanding industrial control loops.
Does the R5F56719HDNE#30 support secure firmware updates and cryptographic operations?
Yes, the R5F56719HDNE#30 integrates Trusted Secure IP (TSIP) supporting AES128/192/256, RSA, ECC, SHA256, and a true random number generator (TRNG). Keys are protected against illicit copying, and TSIP enables authenticated boot, encrypted firmware storage, and secure OTA update verification - fulfilling requirements for IEC62443-3-3 and UL 60730 Class B certification.
What package type and pin count does the R5F56719HDNE#30 use?
The R5F56719HDNE#30 uses the PLQP0144KA-B package: a 144-pin Low-profile Quad Flat Package with 20 mm × 20 mm body size, 0.50 mm pitch, and exposed thermal pad. It provides 114 general-purpose I/O pins with 5-V tolerance, open-drain capability, and programmable pull-up resistors - optimized for industrial PCB layouts requiring robust signal integrity and thermal management.
How does the R5F56719HDNE#30 support capacitive touch interfaces?
The R5F56719HDNE#30 integrates a dedicated Capacitive Touch Sensing Unit (CTSUa) supporting up to 17 self-capacitance keys or 64 mutual-capacitance keys using matrix scanning. It includes hardware noise cancellation, automatic calibration, and direct integration with the ELC for touch-event-triggered actions - eliminating external touch controllers and reducing BOM cost and board space in HMI applications.
What low-power modes and battery backup features does the R5F56719HDNE#30 offer?
The R5F56719HDNE#30 supports four low-power modes - Sleep, All-module Clock Stop, Software Standby, and Deep Software Standby - with typical current as low as 0.5 µA in deep standby. Battery backup via VBATT pin sustains RTC operation, sub-clock oscillator, and 4 KB standby RAM during main power loss - ensuring time-critical logging and alarm functions remain active without interruption.
R5F56719HDNE#30 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 48-WFQFN Exposed Pad
- Series:
- RX671
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RXv3
- Core Size:
- 32-Bit Single-Core
- Speed:
- 120MHz
- Connectivity:
- I2C, LINbus, QSPI, SCI, SPI, UART/USART
- Peripherals:
- Capacitive Touch, DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 33
- Program Memory Size:
- 1MB (1M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 384K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 8x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F56719HDNE#30 FAQ
1.How can I place an order for R5F56719HDNE#30 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F56719HDNE#30 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F56719HDNE#30 reliable?
The price and inventory of R5F56719HDNE#30 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F56719HDNE#30 is usually 5 days.
3.What payment methods are accepted for R5F56719HDNE#30?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F56719HDNE#30 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F56719HDNE#30?
R5F56719HDNE#30 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F56719HDNE#30 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F56719HDNE#30?
For technical support, including R5F56719HDNE#30 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F56719HDNE#30 requirements.
6.How does Aetrix verify that R5F56719HDNE#30 is sourced from the original manufacturer or authorized distributors?
All R5F56719HDNE#30 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F56719HDNE#30 meets industry standards.
7.What is the process for return or replacement of R5F56719HDNE#30?
All R5F56719HDNE#30 units undergo pre-shipment inspection (PSI). If there is an issue with R5F56719HDNE#30, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F56719HDNE#30 part is unused and in its original packaging.
Return procedure for R5F56719HDNE#30:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F56719HDNE#30 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

