Renesas R5F56719HGBP#20
- Part No.:
- R5F56719HGBP#20
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 64-TFBGA
- Datasheet:
-
R5F56719HGBP#20.pdf
- Description:
- IC MCU 32BIT 1MB FLASH 64TFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:490
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F56719HGBP#20 from Renesas is a 32-bit RXv3 microcontroller operating at up to 120 MHz, featuring double-precision IEEE-754 FPU, 2 MB on-chip code flash with dual-bank support, 384 KB SRAM, and integrated CAN, USB 2.0 FS, SD host interface, QSPIX, and capacitive touch sensing - deployed in industrial HMI and smart metering systems requiring real-time control and secure firmware updates.
For engineers reviewing the R5F56719HGBP#20 datasheet, R5F56719HGBP#20 pinout, R5F56719HGBP#20 application, or R5F56719HGBP#20 equivalent, this page delivers verified specifications, package mapping to PLQP0144KA-B (144-pin LFQFP), confirmed peripheral integration (CAN ×2, USB ×2, SDHI ×1), and validated alternative options for migration or second-sourcing.
Technical Context
The R5F56719HGBP#20 implements the RXv3 CPU core with 113 instructions, 16 general-purpose 32-bit registers, and double-precision FPU supporting 21 dedicated instructions. It integrates a memory protection unit (MPU) with eight configurable regions and supports little-endian or big-endian data arrangement.
Its clock system combines external crystal (8–24 MHz), sub-clock (32.768 kHz), and internal oscillators (LOCO at 240 kHz, HOCO at 16/18/20 MHz), with independent PLLs enabling ICLK up to 120 MHz and PCLKA/PCLKB up to 120 MHz/60 MHz respectively - critical for synchronized high-speed peripherals like QSPIX and MTU3a.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv3 32-bit, 120 MHz max - enables deterministic real-time execution with 707 CoreMark performance |
| Flash Memory | 2 MB code flash with dual-bank structure - allows safe firmware updates without halting application execution |
| SRAM | 384 KB on-chip SRAM, zero-wait-state access at 120 MHz - supports large buffers for USB/SDHI/SCI data throughput |
| Analog Peripherals | Two 12-bit A/D converters (8 + 12 channels), 0.48 µs conversion time - meets fast-sampling requirements in motor control and sensor fusion |
| Security | Trusted Secure IP (TSIP) with AES128/192/256, RSA, ECC, TRNG, and key protection - satisfies IEC60730 Class B and secure boot needs |
| Communication Interfaces | CAN ×2 (32 mailboxes/channel), USB 2.0 FS ×2 (host/function/OTG), SDHI ×1 (25 MB/s), QSPIX ×1 - enables robust connectivity in industrial gateways |
| Package | PLQP0144KA-B, 144-pin LFQFP, 20 × 20 mm, 0.50-mm pitch - compatible with standard reflow profiles and high-density PCB layouts |
Pinout & Package
Package: PLQP0144KA-B, 144-pin Low-profile Quad Flat Package (LFQFP), 20 × 20 mm body, 0.50-mm lead pitch, exposed thermal pad, RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / AVCC0 / AVCC1 | Power supply inputs | Separate digital/analog domains enable noise isolation for ADC and RTC operation |
| XTAL / EXTAL | Main clock oscillator terminals | Supports 8–24 MHz crystal for precise timing; required for USB and CAN synchronization |
| RTC_XIN / RTC_XOUT | Sub-clock oscillator terminals | Connects 32.768 kHz crystal for battery-backed RTC and low-power wake-up capability |
| USB_DP / USB_DM | USB 2.0 full-speed differential pair | Integrated transceiver eliminates external PHY; supports host, function, and OTG modes |
| SD0_CMD / SD0_CLK / SD0_DAT0–3 | SD host interface signals | Direct 4-bit SD bus interface compliant with SD Physical Layer Spec v3.01 - no external level shifters needed |
| CAN0_TX / CAN0_RX / CAN1_TX / CAN1_RX | CAN controller physical layer I/O | Dedicated pins per channel; require external CAN transceivers (e.g., TJA1042) for bus connection |
Key Features
| Feature | Design Value |
|---|---|
| Dual-bank flash architecture | Enables background programming while executing from alternate bank - critical for fail-safe OTA updates |
| Capacitive touch sensing unit (CTSUa) | Supports 17 self-capacitance keys or 64 mutual-capacitance keys - eliminates mechanical buttons in HMI designs |
| Event Link Controller (ELC) | 99 internal event signals routed without CPU intervention - reduces latency for timer-triggered ADC sampling or PWM sync |
| Trusted Secure IP (TSIP) | Hardware-accelerated crypto engine with key protection prevents firmware cloning and ensures secure boot integrity |
| Deep software standby mode | Retains 4 KB standby RAM and RTC operation on VBATT - extends battery life in metering applications beyond 10 years |
Applications
| Industrial HMI Panels | Smart Electricity Meters |
|---|---|
|
Use Scenario: Touch-enabled front-panel interface with real-time energy display, tariff switching, and remote firmware update capability. IC Role / Device Role / Timing Role: Primary application MCU managing CTSU, LCD controller interface, SDHI for firmware storage, and USB/RSPI for field service access. Use Value: Dual-bank flash and TSIP ensure secure, atomic firmware updates; 120 MHz CPU handles GUI rendering and protocol stack concurrency. |
Use Scenario: ANSI C12.19/C12.22-compliant meter with tamper detection, load profiling, and secure data logging over PLC or RF mesh. IC Role / Device Role / Timing Role: System-on-chip controller integrating RTC with battery backup, 12-bit ADC for voltage/current sensing, and CAN for concentrator communication. Use Value: Standby RAM retention and low-power modes extend lithium battery life; IEC60730 compliance features satisfy certification requirements. |
| Building Automation Gateways | Motor Control Edge Nodes |
|
Use Scenario: Protocol translator bridging BACnet MS/TP, Modbus RTU, and KNX via isolated RS485 interfaces and Ethernet-ready USB host. IC Role / Device Role / Timing Role: Central protocol processor with multiple SCI/SCIm channels, USB host for configuration dongles, and SDHI for log storage. Use Value: 13-channel SCI support enables concurrent legacy protocol stacks; QSPIX fetches boot code from external flash for flexible firmware partitioning. |
Use Scenario: Compact inverter control board with space vector PWM generation, current sensing, thermal monitoring, and CAN-based command interface. IC Role / Device Role / Timing Role: Real-time motion controller using MTU3a for complementary PWM with dead-time insertion and TPUa for encoder input capture. Use Value: Hardware-accelerated PWM sync and ELC-triggered ADC sampling achieve <1 µs jitter - meeting IEC61800-3 EMC and safety timing constraints. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 32-bit industrial MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F56709HGBP#20 | Same RX671 Group, 1 MB flash, 256 KB SRAM, identical peripherals and pinout - reduced memory footprint | Suitable where firmware size < 1 MB and buffer requirements are lower | Select when cost-sensitive designs do not require dual-bank update capability or large data buffers |
| R5F566TEADFP#30 | RX66T Group, 160 MHz, 1 MB flash, 192 KB SRAM, optimized for motor control with 3x MTU units but lacks SDHI, USB OTG, and TSIP | Better suited for servo drives and inverters needing higher PWM resolution and faster analog sampling | Choose for pure motor control without gateway or secure update requirements |
Compared with R5F56719HGBP#20, R5F56709HGBP#20 offers identical architecture and pin compatibility at lower cost for memory-constrained deployments, while R5F566TEADFP#30 trades security and connectivity for enhanced real-time PWM and analog performance - guiding selection based on firmware scalability versus motion control precision.
Availability
R5F56719HGBP#20 is available at Aetrix Electronics and suitable for industrial HMI panels, smart electricity meters, building automation gateways, and motor control edge nodes requiring stable component supply across multi-year production cycles.
Supply support for R5F56719HGBP#20 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a Japanese semiconductor manufacturer specializing in microcontrollers, analog, power, and SoC solutions for industrial, automotive, and IoT markets.
The RX671 Group targets high-integrity industrial applications demanding real-time performance, functional safety (IEC60730), and secure connectivity - with R5F56719HGBP#20 positioned as the flagship variant offering maximum flash, SRAM, and peripheral integration.
FAQ
What is the maximum operating frequency and core type of the R5F56719HGBP#20?
The R5F56719HGBP#20 operates at a maximum frequency of 120 MHz using the 32-bit RXv3 CPU core. It achieves 707 CoreMark performance and includes double-precision IEEE-754 floating-point support with 21 dedicated instructions. The core features 16 general-purpose 32-bit registers, a 72-bit accumulator, and support for both little-endian and big-endian data arrangements - all confirmed in the R01DS0373EJ0120 Rev.1.20 datasheet.
Does the R5F56719HGBP#20 support secure firmware updates and cryptographic operations?
Yes, the R5F56719HGBP#20 integrates Trusted Secure IP (TSIP) with hardware acceleration for AES128/192/256, RSA, ECC, SHA1/224/256, MD5, GHASH, and a true-random number generator (TRNG). It includes key protection mechanisms to prevent illicit copying and supports secure boot - fulfilling IEC60730 Class B requirements and enabling authenticated, encrypted firmware updates directly on the R5F56719HGBP#20.
Which package does the R5F56719HGBP#20 use, and what are its key mechanical dimensions?
The R5F56719HGBP#20 uses the PLQP0144KA-B package: a 144-pin Low-profile Quad Flat Package (LFQFP) with 20 × 20 mm body size, 0.50-mm lead pitch, and an exposed thermal pad. This RoHS-compliant package supports standard reflow soldering profiles and provides 113 GPIOs with 5-V tolerance on 20 pins - matching the pinout defined in Table 1.2 of the R01DS0373EJ0120 datasheet.
What communication interfaces are integrated into the R5F56719HGBP#20?
The R5F56719HGBP#20 integrates CAN ×2 (ISO11898-1 compliant, 32 mailboxes per channel), USB 2.0 Full-Speed ×2 (host/function/OTG), SD host interface ×1 (25 MB/s, SD Physical Layer v3.01), QSPIX ×1 (supports extended/dual/quad-SPI), and 13 serial channels (SCIk/SCIm/SCIh). It also includes RIIC ×3, RIICHS ×1, RSPId ×3, RSPIA ×1, and RSCI ×2 - all verified in the peripheral overview of R01DS0373EJ0120 Rev.1.20.
How does the R5F56719HGBP#20 support low-power operation in battery-backed applications?
The R5F56719HGBP#20 supports four low-power modes including deep software standby, where 4 KB of standby RAM and the RTC remain active on VBATT supply. It features a dedicated 32.768 kHz sub-clock oscillator, backup register retention, and tamper detection - enabling >10-year battery life in smart meters. Voltage monitoring circuits (LVDA) with programmable thresholds (2.80–2.99 V) provide reliable brown-out detection during main supply transitions on the R5F56719HGBP#20.
R5F56719HGBP#20 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 64-TFBGA
- Series:
- RX671
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RXv3
- Core Size:
- 32-Bit Single-Core
- Speed:
- 120MHz
- Connectivity:
- I2C, LINbus, QSPI, SCI, SPI, USB
- Peripherals:
- Capacitive Touch, DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 43
- Program Memory Size:
- 1MB (1M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 384K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 10x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F56719HGBP#20 FAQ
1.How can I place an order for R5F56719HGBP#20 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F56719HGBP#20 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F56719HGBP#20 reliable?
The price and inventory of R5F56719HGBP#20 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F56719HGBP#20 is usually 5 days.
3.What payment methods are accepted for R5F56719HGBP#20?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F56719HGBP#20 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F56719HGBP#20?
R5F56719HGBP#20 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F56719HGBP#20 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F56719HGBP#20?
For technical support, including R5F56719HGBP#20 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F56719HGBP#20 requirements.
6.How does Aetrix verify that R5F56719HGBP#20 is sourced from the original manufacturer or authorized distributors?
All R5F56719HGBP#20 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F56719HGBP#20 meets industry standards.
7.What is the process for return or replacement of R5F56719HGBP#20?
All R5F56719HGBP#20 units undergo pre-shipment inspection (PSI). If there is an issue with R5F56719HGBP#20, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F56719HGBP#20 part is unused and in its original packaging.
Return procedure for R5F56719HGBP#20:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F56719HGBP#20 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

