Renesas R5F56719HGFB#10
- Part No.:
- R5F56719HGFB#10
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 144-LQFP
- Datasheet:
-
R5F56719HGFB#10.pdf
- Description:
- IC MCU 32BIT 1MB FLASH 144LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:4,114
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F56719HGFB#10 from Renesas is a 32-bit RXv3 microcontroller operating at up to 120 MHz, featuring double-precision IEEE-754 FPU, 2 MB on-chip code flash with dual-bank support, 384 KB SRAM, and integrated CAN, USB 2.0 FS, SD host interface, QSPIX, and capacitive touch sensing - deployed in industrial HMI and smart metering systems requiring real-time control and secure firmware updates.
For engineers reviewing the R5F56719HGFB#10 datasheet, R5F56719HGFB#10 pinout, R5F56719HGFB#10 application, or R5F56719HGFB#10 equivalent, key selection criteria include its 145-pin TFLGA (0.65-mm pitch) package, IEC60730-compliant safety features (TSIP, CRC, IWDTa, self-diagnostic A/D), and support for background flash programming during execution.
Technical Context
The R5F56719HGFB#10 implements the RXv3 CPU core with 16 general-purpose 32-bit registers, double-precision FPU (16×64-bit data registers), and collective register bank save (16 banks). Its clock system integrates PLL, sub-clock oscillator (32.768 kHz), and dedicated 120-kHz IWDTa oscillator - enabling independent timing domains for ICLK (120 MHz), PCLKA (120 MHz), and PCLKB (60 MHz).
Peripheral integration includes two 12-bit A/D units (8+12 channels), MTU3a (9-channel timer with complementary PWM and dead-time control), CTSUa (17-key self-capacitance or 64-key mutual-capacitance), and TSIP encryption engine supporting AES128/192/256, RSA, ECC, SHA256, and TRNG - all accessible via memory-mapped registers with MPU-protected access.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv3 32-bit, 120 MHz max - enables deterministic real-time task scheduling and 707 CoreMark performance. |
| FPU | Double-precision IEEE-754 coprocessor - supports high-accuracy motor control algorithms and sensor fusion without software emulation. |
| Flash Memory | 2 MB code flash with dual-bank structure - allows seamless firmware updates via background programming while executing from alternate bank. |
| RAM | 384 KB SRAM (no wait states at 120 MHz) + 4 KB standby RAM - ensures low-latency data buffering and RTC backup during deep software standby. |
| Package | PTLG0145JC-A, 145-pin TFLGA, 9 × 9 mm, 0.65-mm pitch - provides 111 GPIOs with 5-V tolerance and open-drain capability for industrial I/O interfacing. |
| Security | Trusted Secure IP (TSIP) with AES256, RSA, ECC, SHA256, TRNG - delivers hardware-accelerated cryptographic operations for secure boot and OTA updates. |
| Peripherals | 2× CAN FD-ready channels (32 mailboxes), USB 2.0 FS host/function, SDHI (25 MB/s), QSPIX, 2× 12-bit S12AD (0.48 µs/ch), CTSUa - consolidates connectivity, storage, sensing, and human interface in one SoC. |
Pinout & Package
PTLG0145JC-A: 145-pin Thin Fine-Pitch Land Grid Array, 9 × 9 mm body, 0.65-mm pitch, 0.75-mm height, RoHS-compliant, lead-free matte tin finish.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, AVCC0, AVCC1 | Core & analog power supply | Single 2.7–3.6 V supply domain; AVCC0/AVCC1 power analog peripherals including S12AD and CTSUa. |
| VBATT | Backup power input | Enables RTC, backup registers, and sub-clock oscillator operation during main power loss. |
| XTAL/EXTAL | Main crystal oscillator terminals | Supports 8–24 MHz external crystal for precise system clock generation and USB timing compliance. |
| RES# | Active-low reset input | Asynchronous hardware reset; internal POR/LVD also available for fail-safe startup sequencing. |
| USB_DP/USB_DM | USB 2.0 full-speed differential pair | Integrated transceiver eliminates external PHY; supports host, function, and OTG modes without pull-up resistors. |
| SD_CLK/SD_CMD/SD_DAT0–3 | SD host interface signals | Direct connection to SD/SDIO cards; supports 4-bit bus mode at 25 MB/s for local data logging or firmware storage. |
| QSPIX_IO0–3 | Quad-SPI memory interface | Enables XIP (execute-in-place) from external serial flash using quad-SPI protocol for fast code fetch and reduced BOM cost. |
| CTSU_Sx (S0–S16) | Capacitive touch sensing inputs | Configurable as self-capacitance (17 keys) or mutual-capacitance (64-key matrix) with built-in noise rejection. |
| CANH/CANL (CH0, CH1) | CAN bus differential transceiver outputs | ISO 11898-1 compliant; each channel supports 32 mailboxes with flexible filtering and FIFO-based message handling. |
| IRQ0–IRQ15 | External interrupt inputs | 16 dedicated edge/level-sensitive pins for fast response to external events such as emergency stop or sensor triggers. |
Key Features
| Feature | Design Value |
|---|---|
| IEC60730 Class B Support | Oscillation-stop detection, CRC accelerator, IWDTa with window function, A/D self-diagnostic, and register write protection - simplifies functional safety certification for household appliances and industrial controls. |
| Dual-Bank Flash Architecture | Enables live firmware update: new image programmed into inactive bank while active bank continues execution - zero downtime for field upgrades. |
| Event Link Controller (ELC) | 99 internal event signals routed without CPU intervention - e.g., TPU capture triggers A/D conversion, MTU PWM edges initiate DMA transfers - reduces latency and CPU load. |
| Temperature Sensor Integration | On-die sensor with ±1°C relative precision digitized by S12AD unit 1 - enables thermal monitoring of MCU junction temperature for fan control or derating logic. |
| Low-Power Modes | Four modes: Sleep (CPU off, peripherals active), Software Standby (clocks stopped except RTC), Deep Software Standby (VBATT-powered RTC + 4 KB RAM), and All-Module Stop - extends battery life in portable meters. |
Applications
| Industrial HMI Panel | Smart Electricity Meter |
|---|---|
Use Scenario: Touch-enabled front-panel display with real-time energy metrics, tariff switching, and tamper alerts. IC Role / Device Role / Timing Role: Main application controller managing CTSUa touch interface, RSPIA for LCD driver, SDHI for event log storage, and CAN for utility communication. Use Value: Integrated QSPIX enables fast GUI asset loading; TSIP secures firmware updates; 120-MHz CPU handles multi-threaded UI rendering and metering calculations concurrently. | Use Scenario: Revenue-grade meter with metrology IC interface, PLC/G3-PLC backhaul, and local Zigbee/Wi-Fi gateway via USB or SDIO. IC Role / Device Role / Timing Role: System orchestrator coordinating S12AD sampling, RTC time stamping, CAN/PLC data aggregation, and encrypted data upload via USB host. Use Value: Dual-bank flash allows silent firmware patching; IEC60730 features satisfy EN 62053-21 requirements; 384 KB SRAM buffers 30-day consumption history before upload. |
| Home Energy Gateway | Motor Drive Control Unit |
Use Scenario: Central hub aggregating PV inverter, battery BMS, and smart appliance data for cloud reporting and local load-shedding decisions. IC Role / Device Role / Timing Role: Connectivity concentrator running Linux RTOS, interfacing via CAN, USB, SDHI, and QSPIX to external modules and flash storage. Use Value: USB 2.0 FS host supports plug-and-play Wi-Fi dongles; SDHI enables local caching of 72-hour telemetry; TSIP protects cloud authentication keys. | Use Scenario: Compact inverter board controlling BLDC/PMSM motors with field-oriented control (FOC), current sensing, and thermal protection. IC Role / Device Role / Timing Role: Real-time motion controller executing FOC loop at 20 kHz using MTU3a PWM, S12AD for current feedback, and CMTW for precise timing. Use Value: Double-precision FPU accelerates Clarke/Park transforms; 120-MHz CPU meets <5 µs loop budget; CTSUa enables on-board touch diagnostics and parameter tuning. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 32-bit industrial MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F56718HDFB#30 | Same RX671 Group, 100-pin LFQFP, 1.5 MB flash, 256 KB SRAM, no SDHI or QSPIX | Lacks SD host and quad-SPI interfaces; suitable for cost-sensitive CAN/USB-only nodes without local storage | Select when footprint and peripheral count can be reduced; not drop-in due to package and pinout differences. |
| R5F566TEBDFP#30 | RX66T Group, 144-pin LQFP, 1.5 MB flash, 384 KB SRAM, no TSIP or CTSU, enhanced MTU3b with 3-phase PWM | Optimized for motor control with higher PWM resolution and no touch/security features; lacks USB/SD/QSPIX | Prefer for high-performance inverters where motor timing precision outweighs security and HMI needs. |
Compared with R5F56719HGFB#10, R5F56718HDFB#30 reduces memory and interface count for lower-cost nodes, while R5F566TEBDFP#30 trades security and HMI peripherals for superior motor control timing - making R5F56719HGFB#10 optimal for integrated gateways requiring both connectivity and trust.
Availability
R5F56719HGFB#10 is available at Aetrix Electronics and suitable for industrial HMI, smart metering, home energy gateways, and motor drive control units requiring stable component supply across extended product lifecycles.
Supply support for R5F56719HGFB#10 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a Japanese semiconductor manufacturer specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RX671 Group targets high-integrity industrial applications demanding real-time performance, functional safety (IEC60730), and rich connectivity - with R5F56719HGFB#10 serving as the flagship variant offering maximum flash, SRAM, and interface integration in compact TFLGA packaging.
FAQ
What is the maximum operating frequency and CPU architecture of the R5F56719HGFB#10?
The R5F56719HGFB#10 operates at a maximum frequency of 120 MHz using the 32-bit RXv3 CPU core. It delivers 707 CoreMark performance and includes double-precision IEEE-754 floating-point support, 16 general-purpose 32-bit registers, and a collective register bank save function with 16 banks - enabling deterministic real-time execution for industrial control tasks.
Does the R5F56719HGFB#10 support secure firmware updates and cryptographic operations?
Yes, the R5F56719HGFB#10 integrates Renesas' Trusted Secure IP (TSIP) engine supporting AES128/192/256, RSA, ECC, SHA256, MD5, GHASH, and a true-random number generator (TRNG). Combined with dual-bank flash and background programming, it enables authenticated, encrypted, and atomic firmware updates - critical for R5F56719HGFB#10 deployments in smart meters and gateways requiring remote OTA security.
What package type and pin count does the R5F56719HGFB#10 use, and how many GPIOs are available?
The R5F56719HGFB#10 uses the PTLG0145JC-A package: a 145-pin Thin Fine-Pitch Land Grid Array measuring 9 × 9 mm with 0.65-mm pitch. It provides 111 programmable GPIOs - all supporting 5-V tolerance, open-drain output, and internal pull-up resistors - making it suitable for direct interfacing with industrial sensors, displays, and legacy 5-V peripherals.
Which communication interfaces are integrated into the R5F56719HGFB#10 for industrial connectivity?
The R5F56719HGFB#10 integrates CAN (2 channels, 32 mailboxes each), USB 2.0 Full-Speed host/function/OTG, SD host interface (25 MB/s), Quad-SPI (QSPIX), three SPI variants (RSPId, RSPIA), multiple SCI/UART channels (13 total), I²C (RIICa + RIICHS up to 3.4 Mbps), and RSCI with Manchester encoding - enabling robust, multi-protocol connectivity essential for R5F56719HGFB#10-based industrial gateways and metering systems.
How does the R5F56719HGFB#10 support functional safety compliance for IEC60730 applications?
The R5F56719HGFB#10 includes dedicated hardware for IEC60730 Class B compliance: oscillation-stop detection, CRC accelerator, independent watchdog timer (IWDTa) with configurable window function, self-diagnostic A/D converter, memory protection unit (MPU), and register write protection. These features - documented in Renesas' R01DS0373EJ0120 datasheet - reduce certification effort for R5F56719HGFB#10 in household appliances and industrial controllers.
R5F56719HGFB#10 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 144-LQFP
- Series:
- RX671
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RXv3
- Core Size:
- 32-Bit Single-Core
- Speed:
- 120MHz
- Connectivity:
- CANbus, I2C, LINbus, QSPI, SCI, SPI, USB
- Peripherals:
- Capacitive Touch, DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 113
- Program Memory Size:
- 1MB (1M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 384K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 20x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F56719HGFB#10 FAQ
1.How can I place an order for R5F56719HGFB#10 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F56719HGFB#10 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F56719HGFB#10 reliable?
The price and inventory of R5F56719HGFB#10 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F56719HGFB#10 is usually 5 days.
3.What payment methods are accepted for R5F56719HGFB#10?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F56719HGFB#10 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F56719HGFB#10?
R5F56719HGFB#10 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F56719HGFB#10 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F56719HGFB#10?
For technical support, including R5F56719HGFB#10 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F56719HGFB#10 requirements.
6.How does Aetrix verify that R5F56719HGFB#10 is sourced from the original manufacturer or authorized distributors?
All R5F56719HGFB#10 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F56719HGFB#10 meets industry standards.
7.What is the process for return or replacement of R5F56719HGFB#10?
All R5F56719HGFB#10 units undergo pre-shipment inspection (PSI). If there is an issue with R5F56719HGFB#10, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F56719HGFB#10 part is unused and in its original packaging.
Return procedure for R5F56719HGFB#10:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F56719HGFB#10 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

