My Inquiry
My Account
Renesas R5F56719HGFM#10
- Part No.:
- R5F56719HGFM#10
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 64-LQFP
- Datasheet:
-
R5F56719HGFM#10.pdf
- Description:
- IC MCU 32BIT 1MB FLASH 64LQFP
- Quantity:
- Payment:
- Shipping:
Inventory:2,082
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F56719HGFM#10 from Renesas is a 32-bit RXv3 microcontroller operating at up to 120 MHz, featuring double-precision IEEE-754 FPU, 2 MB on-chip code flash with dual-bank support, 384 KB SRAM, and integrated CAN, USB 2.0 FS, SD host interface, QSPIX, and capacitive touch sensing - deployed in industrial HMI and smart metering systems requiring real-time control and secure firmware updates.
For engineers reviewing the R5F56719HGFM#10 datasheet, R5F56719HGFM#10 pinout, R5F56719HGFM#10 application, or R5F56719HGFM#10 equivalent, this page delivers verified specifications, package mapping to PLQP0144KA-B (144-pin LFQFP), functional pin roles, IEC60730-compliant safety features, and validated alternative MCUs for migration or second-sourcing.
Technical Context
The R5F56719HGFM#10 implements the RXv3 CPU core with 113 instructions, including 21 double-precision floating-point operations and DSP extensions, enabling deterministic real-time execution at 707 CoreMark. It integrates a memory protection unit (MPU) with eight configurable regions and supports little-endian or big-endian data arrangement.
Its clock system combines an external crystal (8–24 MHz), sub-clock oscillator (32.768 kHz), and internal HOCO/LOCO oscillators, with independent PLL-derived clocks for ICLK (120 MHz), PCLKA (120 MHz), and PCLKB (60 MHz) domains - enabling concurrent high-speed peripheral operation without CPU contention.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv3 32-bit, 120 MHz max, 707 CoreMark, double-precision FPU, MPU, 16 register banks |
| Memory | 2 MB code flash (dual-bank, BGO programming), 8 KB data flash (100k cycles), 384 KB SRAM (no-wait), 4 KB standby RAM |
| Peripherals | 2× CAN (32 mailboxes/channel), USB 2.0 FS host/function/OTG, SDHI (25 MB/s), QSPIX, 2× 12-bit S12AD (8+12 ch), CTSU (17-key self-cap) |
| Security & Safety | Trusted Secure IP (AES128/192/256, RSA, ECC, TRNG, SHA256), IEC60730 compliance (CRC, IWDTa, self-diagnostic A/D) |
| Package & Temp | PLQP0144KA-B (144-pin LFQFP, 20 × 20 mm, 0.50 mm pitch), –40°C to +105°C (G-version) |
| Power & Clock | 2.7–3.6 V supply, four low-power modes, backup domain (VBATT), 32.768 kHz RTC, 120 kHz IWDTa clock |
Pinout & Package
Package: PLQP0144KA-B - 144-pin Low-profile Quad Flat Package, 20 × 20 mm body, 0.50 mm pitch, exposed thermal pad, RoHS compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, AVCC0, AVCC1 | Core & analog power supply | 2.7–3.6 V main supply; separate analog domains enable noise-isolated ADC operation |
| VBATT | Backup power input | Supplies RTC, backup registers, and sub-clock oscillator during main power loss |
| XTAL/EXTAL | Main clock oscillator interface | Connects to 8–24 MHz crystal; enables precise timing and PLL frequency synthesis |
| RTCIN | Real-time clock input | Accepts 32.768 kHz signal for calendar/timekeeping with battery-backed operation |
| TXD0/RXD0 | SCI0 serial interface | Asynchronous UART channel supporting bootloader, debug, or host communication |
| TXD1/RXD1 | SCI1 serial interface | Dedicated LIN/UART channel for automotive or industrial bus diagnostics |
| CAN0TX/CAN0RX | CAN channel 0 transceiver I/O | Direct connection to ISO11898-1 compliant CAN physical layer; no external transceiver required |
| USB_VBUS/USB_DP/USB_DM | USB 2.0 full-speed interface | Integrated PHY supports host/function/OTG; VBUS detection enables automatic mode switching |
| SD0_CLK/SD0_CMD/SD0_DAT0–3 | SD host interface signals | 1- or 4-bit SD bus supporting SD memory cards and SDIO peripherals at 25 MB/s |
| QSPIX_IO0–3/QSPIX_CLK/QSPIX_CS | Quad-SPI memory interface | Enables XIP (execute-in-place) from external serial flash via quad-SPI protocol |
Key Features
| Feature | Design Value |
|---|---|
| Dual-bank flash architecture | Enables seamless firmware updates: one bank executes while the other is reprogrammed via background operation (BGO) |
| Trusted Secure IP (TSIP) | Hardware-accelerated AES256, RSA, ECC, and TRNG prevent key extraction and ensure secure boot integrity |
| IEC60730 Class B compliance support | Includes oscillation-stop detection, CRC-A for flash, IWDTa windowing, and A/D self-diagnostic - reduces certification effort |
| Capacitive touch sensing unit (CTSU) | Supports 17-key self-capacitance or 64-key mutual-capacitance matrix without external components |
| Event Link Controller (ELC) | 99 internal event signals routed without CPU intervention - e.g., TPU trigger → A/D conversion → DMA transfer |
Applications
| Industrial HMI Panel | Smart Electricity Meter |
|---|---|
|
Use Scenario: Touch-enabled display with real-time energy monitoring, tariff switching, and tamper detection. IC Role / Device Role / Timing Role: Main application MCU handling GUI rendering, capacitive touch decoding, SD card logging, and secure firmware updates. Use Value: Integrated CTSU eliminates external touch controller; TSIP secures OTA updates; SDHI stores 30+ days of metering logs locally. |
Use Scenario: DIN-rail mounted meter with pulse counting, RS485 communication, and anti-tampering alerts. IC Role / Device Role / Timing Role: System controller managing metrology interface (via SPI), CAN-based grid communication, and RTC-critical billing timestamps. Use Value: Dual CAN channels enable redundant grid reporting; 12-bit S12AD interfaces metrology ADCs; VBATT-backed RTC ensures accurate billing across power outages. |
| Home Energy Gateway | Factory Automation Edge Node |
|
Use Scenario: Multi-protocol gateway aggregating Zigbee/Z-Wave sensors, local storage, and cloud upload via Ethernet/Wi-Fi. IC Role / Device Role / Timing Role: Protocol translation hub using USB host for Wi-Fi dongle, QSPIX for firmware storage, and RIICHS for sensor I²C buses. Use Value: QSPIX enables fast XIP boot from serial flash; RIICHS (3.4 Mbps) handles high-bandwidth sensor fusion; USB host supports certified Wi-Fi modules. |
Use Scenario: Compact PLC I/O module with CANopen master, analog input conditioning, and local HMI feedback. IC Role / Device Role / Timing Role: Real-time motion controller synchronizing MTU3a PWM outputs to motor drives while sampling analog inputs via S12AD. Use Value: MTU3a complementary PWM with programmable dead time controls 3-phase inverters; ELC links timer events to A/D triggers for jitter-free sampling. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F56718HGF#10 | Same RX671 Group, 1.5 MB flash, identical pinout and peripheral set except reduced code memory | Suitable where firmware size < 1.5 MB and cost sensitivity outweighs future scalability needs | Select when BOM cost reduction is prioritized and flash headroom is confirmed sufficient |
| R5F566TEHDFP#30 | RX66T Group, 160 MHz, 1 MB flash, focused on motor control (3× MTU3, 3× CMTW), no SDHI or QSPIX | Better suited for servo/inverter control; lacks SD host, QSPIX, and CTSU - not drop-in | Choose only for new motor-control designs requiring higher PWM resolution and no HMI/storage |
Compared with R5F56719HGFM#10, the R5F56718HGF#10 offers identical functionality at lower flash capacity for cost-constrained deployments, while the R5F566TEHDFP#30 trades HMI/storage peripherals for enhanced motor-control timers - neither is pin-compatible, but both share RXv3 toolchain and safety framework compatibility.
Availability
R5F56719HGFM#10 is available at Aetrix Electronics and suitable for industrial HMI, smart metering, home energy gateways, and factory automation edge nodes requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for R5F56719HGFM#10 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RX671 Group targets high-integrity industrial applications demanding real-time performance, security, and rich connectivity - designed to replace legacy 32-bit MCUs in HMI, metering, and gateway systems with minimal software porting effort.
FAQ
What is the maximum operating frequency and CoreMark score of the R5F56719HGFM#10?
The R5F56719HGFM#10 operates at a maximum frequency of 120 MHz and achieves 707 CoreMark under benchmark conditions. This performance stems from its RXv3 CPU core with dual-issue capability, zero-wait-state 384 KB SRAM, and optimized instruction pipeline - making it suitable for real-time industrial control tasks where deterministic latency matters.
Does the R5F56719HGFM#10 support secure firmware updates and cryptographic acceleration?
Yes, the R5F56719HGFM#10 integrates Trusted Secure IP (TSIP) with hardware-accelerated AES128/192/256, RSA, ECC, SHA256, and a true-random number generator (TRNG). These features enable secure boot, encrypted OTA updates, and key protection - critical for IEC60730 Class B certification in smart meters and industrial controllers.
What package type and pin count does the R5F56719HGFM#10 use?
The R5F56719HGFM#10 uses the PLQP0144KA-B package: a 144-pin Low-profile Quad Flat Package with 20 × 20 mm body size and 0.50 mm pitch. It provides 113 general-purpose I/O pins, 20 of which are 5-V tolerant, and supports industrial temperature range (–40°C to +105°C).
Which communication interfaces are integrated into the R5F56719HGFM#10?
The R5F56719HGFM#10 integrates CAN (2 channels, 32 mailboxes each), USB 2.0 FS host/function/OTG, SD host interface (25 MB/s), QSPIX, three I²C interfaces (including RIICHS at 3.4 Mbps), 13-channel SCI, two RSCI with Manchester encoding, and RSPI/RSPIA - enabling multi-protocol connectivity in gateways and edge devices.
How does the R5F56719HGFM#10 support IEC60730 Class B compliance?
The R5F56719HGFM#10 supports IEC60730 Class B through dedicated hardware: oscillation-stop detection, CRC-A for flash memory, independent watchdog timer (IWDTa) with windowing, self-diagnostic A/D converter, and register write protection. These features reduce software validation burden and are documented in Renesas' Functional Safety Manual R01UM0077EJ0200.
R5F56719HGFM#10 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 64-LQFP
- Series:
- RX671
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RXv3
- Core Size:
- 32-Bit Single-Core
- Speed:
- 120MHz
- Connectivity:
- I2C, LINbus, QSPI, SCI, SPI, USB
- Peripherals:
- Capacitive Touch, DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 44
- Program Memory Size:
- 1MB (1M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 384K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 10x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F56719HGFM#10 FAQ
1.How can I place an order for R5F56719HGFM#10 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F56719HGFM#10 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F56719HGFM#10 reliable?
The price and inventory of R5F56719HGFM#10 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F56719HGFM#10 is usually 5 days.
3.What payment methods are accepted for R5F56719HGFM#10?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F56719HGFM#10 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F56719HGFM#10?
R5F56719HGFM#10 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F56719HGFM#10 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F56719HGFM#10?
For technical support, including R5F56719HGFM#10 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F56719HGFM#10 requirements.
6.How does Aetrix verify that R5F56719HGFM#10 is sourced from the original manufacturer or authorized distributors?
All R5F56719HGFM#10 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F56719HGFM#10 meets industry standards.
7.What is the process for return or replacement of R5F56719HGFM#10?
All R5F56719HGFM#10 units undergo pre-shipment inspection (PSI). If there is an issue with R5F56719HGFM#10, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F56719HGFM#10 part is unused and in its original packaging.
Return procedure for R5F56719HGFM#10:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F56719HGFM#10 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
