Renesas R5F56719HGLK#20
- Part No.:
- R5F56719HGLK#20
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 145-TFLGA
- Datasheet:
-
R5F56719HGLK#20.pdf
- Description:
- IC MCU 32BIT 1MB FLASH 145TFLGA
- Quantity:
- Payment:

- Shipping:

Inventory:3,792
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F56719HGLK#20 from Renesas is a 120-MHz 32-bit RXv3 microcontroller with double-precision IEEE-754 FPU, 2-MB on-chip code flash (dual-bank), 384-KB SRAM, and integrated capacitive touch sensing unit. It supports CAN (2 channels), USB 2.0 FS host/function/OTG, QSPIX for serial flash fetching, SDHI (25 MB/s), and IEC60730-compliant safety features - deployed in industrial HMI, smart metering, and connected appliance control systems.
For engineers reviewing the R5F56719HGLK#20 datasheet, R5F56719HGLK#20 pinout, R5F56719HGLK#20 application, or R5F56719HGLK#20 equivalent, key selection criteria include its 145-pin TFLGA package (7 × 7 mm, 0.50-mm pitch), -40°C to +105°C operating range (G-version), TSIP-based AES256/SHA256 encryption, and real-time clock with battery-backed operation - all validated in Rev.1.20 of R01DS0373EJ0120.
Technical Context
The R5F56719HGLK#20 implements the RXv3 CPU core with 16 general-purpose 32-bit registers, dual-precision FPU (16×64-bit data registers), and collective register bank save for deterministic interrupt latency. Its clock system integrates PLL, sub-clock oscillator (32.768 kHz), and dedicated IWDT 120-kHz oscillator - enabling independent domain clocking: ICLK up to 120 MHz, PCLKA up to 120 MHz (for MTU/RSPI), PCLKB up to 60 MHz (for most peripherals), and ADCLK up to 60 MHz per A/D unit.
Peripheral architecture uses event linking (ELC) to interconnect 99 internal signals - allowing timer-triggered ADC conversions, PWM edge-aligned dead-time insertion via MTU3a, and hardware-synchronized CTSU scanning without CPU intervention. Memory subsystem includes 8-KB data flash (100,000 write cycles), 4-KB standby RAM, and ROM cache (8 KB) enabling zero-wait access at ≤60 MHz or cache-hit conditions at 120 MHz.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv3 32-bit, 120 MHz max - delivers 707 CoreMark; supports little/big-endian data and IEEE-754 double-precision FPU. |
| Memory | 2-MB code flash (dual-bank), 384-KB SRAM (no wait states), 8-KB data flash (100k erase/write cycles). |
| Package | PTLG0145KB-A: 145-pin TFLGA, 7 × 7 mm, 0.50-mm pitch - supports 113 I/O pins with 5-V tolerance on 20 pins. |
| Operating Range | -40°C to +105°C (G-version) - qualified for extended-temperature industrial applications. |
| Security | Trusted Secure IP (TSIP): AES128/192/256, SHA256, TRNG, ECC, and key protection against illicit copying. |
| Peripherals | 2× CAN (32 mailboxes/channel), USB 2.0 FS host/function/OTG, QSPIX, SDHI (25 MB/s), 2× 12-bit S12AD (8+12 ch), CTSU (17 self-capacitance keys). |
| Low Power | Four modes including deep software standby with 4-KB backup RAM; VBATT-supported RTC and sub-clock operation. |
Pinout & Package
PTLG0145KB-A: 145-pin Thin Fine-Pitch Land Grid Array (TFLGA), 7 mm × 7 mm body, 0.50-mm ball pitch, 0.35-mm ball diameter, 0.85-mm overall height. Compliant with JEDEC MO-220, RoHS and REACH.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, AVCC0, AVCC1 | Power supply inputs | Core/analog power domains; require separate 2.7–3.6 V regulation and decoupling per datasheet layout guidelines. |
| VBATT | Backup power input | Supplies RTC, sub-clock oscillator, and backup registers during main power loss - enables continuous timekeeping. |
| XTAL/EXTAL | Main crystal oscillator interface | Supports 8–24 MHz external crystal; connects to on-chip oscillator circuit for high-accuracy system clock generation. |
| RTCIN/RTCOUT | Sub-clock oscillator interface | Connects 32.768-kHz crystal for battery-backed real-time clock operation with ±3 ppm stability. |
| USB_VBUS, USB_DP, USB_DM | USB 2.0 full-speed interface | Integrated transceiver supports host/function/OTG; no external pull-up required - enables direct connection to USB connectors. |
| CTSU_Sx (S0–S16) | Capacitive touch sense inputs | 17 dedicated pins for self-capacitance touch keys; support mutual-capacitance matrix via shared port resources. |
| CAN0_TX, CAN0_RX, CAN1_TX, CAN1_RX | CAN bus transceiver interfaces | Differential signal pairs compliant with ISO11898-1; require external CAN transceivers and termination resistors. |
| QSPIX_IO0–IO3, QSPIX_CLK, QSPIX_CS | Quad-SPI memory interface | Enables XIP (execute-in-place) from serial NOR flash; supports extended/dual/quad SPI protocols up to 120 MHz ICLK. |
Key Features
| Feature | Design Value |
|---|---|
| Dual-bank flash architecture | Enables seamless firmware updates: one bank executes while the other is reprogrammed - no application interruption required. |
| Event Link Controller (ELC) | Hardware routing of 99 internal events eliminates CPU polling - e.g., TPU pulse triggers ADC conversion with <100 ns latency. |
| MTU3a complementary PWM | Generates non-overlapping 3-phase gate drive waveforms with programmable dead time - directly controls inverters without external logic. |
| IEC60730 safety suite | Includes oscillation-stop detection, CRC accelerator (CRCA), IWDT windowing, A/D self-diagnostic, and register write protection - simplifies Class B certification. |
| Trusted Memory (TM) function | Restricts code execution to protected TM target area - prevents unauthorized reading or modification of secure boot firmware. |
Applications
| Industrial HMI Panel | Smart Energy Meter |
|---|---|
Use Scenario: Touch-enabled front-panel interface with real-time energy display, tariff switching, and tamper detection. IC Role / Device Role / Timing Role: Main application MCU handling CTSU touch scanning, SDHI data logging, RTC timestamping, and CAN communication with metering ICs. Use Value: Integrated CTSU eliminates external touch controller; dual-bank flash enables field firmware upgrades without service interruption. | Use Scenario: DIN-rail mounted electricity meter requiring metrology accuracy, secure firmware, and remote firmware updates over PLC or RF. IC Role / Device Role / Timing Role: System controller managing metrology IC interface (SPI), encrypted firmware storage (TSIP), secure boot, and RTC-corrected billing intervals. Use Value: TSIP AES256/SHA256 meets IEC62056-21 security requirements; 105°C rating ensures reliability in enclosed meter enclosures. |
| Home Appliance Control | Building Automation Node |
Use Scenario: Washing machine main board controlling motor inverter, water valves, display, and remote diagnostics via Wi-Fi module. IC Role / Device Role / Timing Role: Real-time motor control MCU using MTU3a complementary PWM, ADC sampling of current/voltage sensors, and USB/SDHI for diagnostic log export. Use Value: 120-MHz RXv3 core handles complex FOC algorithms; 384-KB SRAM buffers sensor data for cloud upload without external memory. | Use Scenario: HVAC controller interfacing with temperature/humidity sensors, actuator drivers, BACnet MS/TP, and CAN-based fieldbus. IC Role / Device Role / Timing Role: Field node processor running real-time control loop, CAN messaging, and secure OTA updates via Ethernet gateway. Use Value: Dual CAN channels support redundant fieldbus links; TSIP enables signed firmware validation before installation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 32-bit industrial MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F56709HGLK#20 | Same RX671 Group, 1-MB flash, 256-KB SRAM, identical package and peripheral set except reduced memory. | Suitable for cost-sensitive designs where 2-MB flash and 384-KB SRAM are not required. | Select when firmware size and runtime data buffers fit within 1-MB/256-KB - reduces BOM cost without sacrificing peripheral compatibility. |
| R5F566TEHDFP#30 | RX66T Group part: 160-MH z CPU, 1-MB flash, 192-KB SRAM, optimized for motor control (3× MTU3, 3× encoder interfaces), no CTSU or SDHI. | Targeted at servo/inverter drives needing higher PWM resolution and encoder timing precision - lacks touch, SD, and USB. | Choose for high-performance motor control where CTSU, SDHI, and USB are unnecessary - offers superior PWM timing but different peripheral focus. |
Compared with R5F56709HGLK#20, the R5F56719HGLK#20 provides 1-MB more flash and 128-KB more SRAM for larger firmware and data buffering; versus R5F566TEHDFP#30, it trades motor-control specialization for broader connectivity (USB, SDHI, CTSU) and security (TSIP), making it better suited for HMI and secure IoT edge nodes.
Availability
R5F56719HGLK#20 is available at Aetrix Electronics and suitable for industrial HMI, smart metering, and home appliance control applications requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for R5F56719HGLK#20 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader headquartered in Tokyo, Japan, delivering microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RX671 Group - including R5F56719HGLK#20 - is designed for high-integration industrial and consumer applications demanding real-time performance, functional safety, and rich human-machine interface capabilities.
FAQ
What is the maximum operating frequency and CoreMark score of the R5F56719HGLK#20?
The R5F56719HGLK#20 operates at a maximum frequency of 120 MHz and achieves 707 CoreMark under benchmark conditions. This performance stems from the RXv3 CPU core's efficient pipeline, double-precision FPU, and zero-wait-state access to 384-KB SRAM - enabling deterministic real-time response in industrial control loops and HMI rendering tasks. The R5F56719HGLK#20 sustains this speed across its full operating temperature range (-40°C to +105°C).
Does the R5F56719HGLK#20 support secure firmware updates and cryptographic operations?
Yes, the R5F56719HGLK#20 integrates Trusted Secure IP (TSIP) supporting AES128/192/256, SHA256, ECC, RSA, and a true-random number generator (TRNG). It enables secure boot, encrypted firmware storage, and authenticated OTA updates - meeting IEC60730 Class B requirements. The R5F56719HGLK#20 also includes register write protection and memory protection unit (MPU) enforcement to prevent unauthorized code execution or memory access.
What package type and pin count does the R5F56719HGLK#20 use?
The R5F56719HGLK#20 uses the PTLG0145KB-A package: a 145-pin Thin Fine-Pitch Land Grid Array measuring 7 mm × 7 mm with 0.50-mm ball pitch. It provides 113 general-purpose I/O pins, 20 of which are 5-V tolerant, plus dedicated power, clock, reset, and debug signals. This compact, thermally efficient package is optimized for high-density industrial PCB layouts.
Can the R5F56719HGLK#20 operate with battery backup for real-time clock functionality?
Yes, the R5F56719HGLK#20 supports battery-backed RTC operation via the VBATT pin. When main VCC drops, VBATT supplies the backup domain - sustaining the 32.768-kHz sub-clock oscillator, RTC counter, and 32 backup registers. This allows uninterrupted timekeeping and calendar functions during power loss, critical for energy metering, alarm systems, and data-logging applications using the R5F56719HGLK#20.
Which communication interfaces are integrated into the R5F56719HGLK#20 for industrial connectivity?
The R5F56719HGLK#20 integrates multiple industrial-grade interfaces: two CAN 2.0B channels (32 mailboxes each), USB 2.0 Full-Speed host/function/OTG, SD host interface (25 MB/s), QSPIX for serial flash, three I²C channels (including RIICHS at 3.4 Mbps), and up to 13 SCI channels supporting LIN and smart-card modes. These enable robust fieldbus integration, local storage, secure firmware loading, and sensor/actuator communication - all supported natively by the R5F56719HGLK#20 without external bridge ICs.
R5F56719HGLK#20 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 145-TFLGA
- Series:
- RX671
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RXv3
- Core Size:
- 32-Bit Single-Core
- Speed:
- 120MHz
- Connectivity:
- CANbus, I2C, LINbus, QSPI, SCI, SPI, USB
- Peripherals:
- Capacitive Touch, DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 113
- Program Memory Size:
- 1MB (1M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 384K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 20x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F56719HGLK#20 FAQ
1.How can I place an order for R5F56719HGLK#20 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F56719HGLK#20 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F56719HGLK#20 reliable?
The price and inventory of R5F56719HGLK#20 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F56719HGLK#20 is usually 5 days.
3.What payment methods are accepted for R5F56719HGLK#20?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F56719HGLK#20 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F56719HGLK#20?
R5F56719HGLK#20 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F56719HGLK#20 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F56719HGLK#20?
For technical support, including R5F56719HGLK#20 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F56719HGLK#20 requirements.
6.How does Aetrix verify that R5F56719HGLK#20 is sourced from the original manufacturer or authorized distributors?
All R5F56719HGLK#20 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F56719HGLK#20 meets industry standards.
7.What is the process for return or replacement of R5F56719HGLK#20?
All R5F56719HGLK#20 units undergo pre-shipment inspection (PSI). If there is an issue with R5F56719HGLK#20, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F56719HGLK#20 part is unused and in its original packaging.
Return procedure for R5F56719HGLK#20:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F56719HGLK#20 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

