Renesas R5F5671CDGBP#20
- Part No.:
- R5F5671CDGBP#20
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 64-TFBGA
- Datasheet:
-
R5F5671CDGBP#20.pdf
- Description:
- IC MCU 32BIT 1.5MB FLASH 64TFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:490
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F5671CDGBP#20 from Renesas is a 32-bit RXv3 microcontroller operating at up to 120 MHz, featuring double-precision IEEE-754 FPU, 2 MB on-chip code flash with dual-bank support, 384 KB SRAM, and integrated CAN, USB 2.0 FS, SD host interface, QSPIX, and capacitive touch sensing - deployed in industrial HMI, smart metering, and connected appliance control systems.
For engineers reviewing the R5F5671CDGBP#20 datasheet, R5F5671CDGBP#20 pinout, R5F5671CDGBP#20 application, or R5F5671CDGBP#20 equivalent, key selection criteria include its 145-pin TFLGA (0.65-mm pitch) package, -40°C to +105°C G-grade temperature rating, TSIP-based AES256/SHA256 encryption, and IEC60730-compliant safety features including self-diagnostic A/D and oscillation-stop detection.
Technical Context
The R5F5671CDGBP#20 implements the RXv3 CPU core with 16×32-bit general-purpose registers, double-precision FPU (16×64-bit data registers), and collective register bank save for deterministic interrupt latency. It supports little-endian or big-endian data arrangement and executes 113 instructions including DSP and floating-point operations.
Its clock system integrates PLL, sub-clock oscillator (32.768 kHz), and dedicated 120-kHz IWDT oscillator, with independent domain clocks: ICLK (up to 120 MHz), PCLKA (120 MHz for MTU/RSPI), PCLKB (60 MHz for most peripherals), and ADCLK (60 MHz for both S12AD units). The device uses separate power domains for backup operation (VBATT-supported RTC and standby RAM).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv3 32-bit, 120 MHz max - enables real-time deterministic control with 707 CoreMark performance |
| Memory | 2 MB code flash (dual-bank), 8 KB data flash (100k write cycles), 384 KB SRAM (no wait states) |
| FPU | Double-precision IEEE-754 coprocessor - supports high-accuracy motor control and sensor fusion math |
| Security | Trusted Secure IP (TSIP): AES128/192/256, SHA256, TRNG, key protection - meets IEC60730 Class B requirements |
| Peripherals | 2× CAN FD-capable channels (32 mailboxes), 1× USB 2.0 FS host/function/OTG, 1× SDHI (25 MB/s), 1× QSPIX (fetch from serial flash) |
| Analog | Two 12-bit A/D converters (8+12 ch), self-diagnostic, disconnection detection, 0.48 µs conversion time |
| Package | TFLGA-145 (9 mm × 9 mm, 0.65 mm pitch) - compact footprint with 111 GPIO, 20× 5-V tolerant pins |
Pinout & Package
Package: TFLGA-145 (PTLG0145JC-A), 9 mm × 9 mm, 0.65 mm pitch, 145-terminal land grid array with exposed thermal pad. Pinout validated per Renesas R01DS0373EJ0120 Rev.1.20, Table 1.2 and Section 4.1 (Pin Functions).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, AVCC0, AVCC1 | Core & analog supply inputs | 2.7–3.6 V operation; AVCC0/AVCC1 power analog blocks including A/D and RTC |
| VBATT | Backup power input | Enables RTC and backup registers during main power loss - critical for energy meter timekeeping |
| XTAL/EXTAL | Main crystal oscillator terminals | Supports 8–24 MHz external resonator for precise system timing and USB clock derivation |
| RTCIN | Sub-clock oscillator input | Connects 32.768 kHz crystal for battery-backed real-time clock and calendar functions |
| USB_DP/USB_DM | USB 2.0 full-speed differential pair | Integrated transceiver - no external PHY required; supports host, device, and OTG modes |
| SD0_CMD, SD0_CLK, SD0_DAT[3:0] | SD host interface signals | Direct connection to SD memory/SDIO cards; supports 4-bit bus and high-speed (25 MB/s) mode |
| QSPIX_IO[3:0], QSPIX_CLK, QSPIX_CS | Quad-SPI memory interface | Enables XIP (execute-in-place) from external serial flash - reduces boot time and external memory cost |
| CTSU_Sx[16:0] | Capacitive touch sensing inputs | 17-channel self-capacitance or matrix mutual-capacitance - supports up to 64 keys without external components |
Key Features
| Feature | Design Value |
|---|---|
| Dual-bank flash architecture | Enables seamless firmware updates via background programming while executing from alternate bank - zero downtime OTA |
| IEC60730 safety suite | Oscillation-stop detection, CRC-accelerated self-test, A/D diagnostic, register write protection - certified for Class B compliance |
| Event Link Controller (ELC) | 99 internal event signals routed without CPU intervention - e.g., TPU trigger → A/D start → DMA transfer → interrupt |
| TSIP cryptographic engine | Hardware-accelerated AES256, SHA256, RSA, ECC, and true random number generation - secure boot and firmware signing |
| Low-power modes | Deep software standby with 4 KB retained RAM and RTC active at <1 µA - extends battery life in portable meters |
| Flexible clock domains | Independent PCLKA (120 MHz), PCLKB (60 MHz), ADCLK (60 MHz) - optimizes peripheral performance vs. power trade-offs |
Applications
| Industrial HMI Panels | Smart Energy Meters |
|---|---|
Use Scenario: Touch-enabled display interface with real-time data logging, communication gateways, and tamper detection. IC Role / Device Role / Timing Role: Main application controller managing CTSU touch input, SDHI data storage, USB/SD card export, and RTC timestamping. Use Value: Integrated QSPIX enables fast boot from serial flash; TSIP secures firmware updates; 120 MHz CPU handles GUI rendering and protocol stacks concurrently. |
Use Scenario: DIN-rail mounted electricity meter with metrology IC interface, PLC/GPRS backhaul, and anti-tampering monitoring. IC Role / Device Role / Timing Role: System orchestrator interfacing with isolated A/D metrology unit, driving LCD, managing secure SEED/DES encryption, and maintaining accurate billing time. Use Value: Dual A/D units support simultaneous voltage/current sampling; VBATT-backed RTC ensures uninterrupted timekeeping; IEC60730 diagnostics meet utility certification requirements. |
| Home Appliance Controllers | Building Automation Nodes |
Use Scenario: Connected washing machine control board requiring motor drive coordination, BLE/Wi-Fi coexistence, and user interface responsiveness. IC Role / Device Role / Timing Role: Central MCU coordinating MTU3 PWM for inverter motor control, SCI/RSPI for sensor networks, and USB for service diagnostics. Use Value: Complementary PWM with dead-time insertion prevents shoot-through; 384 KB SRAM buffers audio/UI assets; CTSU replaces mechanical buttons with waterproof touch panels. |
Use Scenario: HVAC zone controller integrating temperature/humidity sensors, CAN bus to central BMS, and local display with alarm management. IC Role / Device Role / Timing Role: Real-time coordinator handling 12-bit A/D sensor reads, CAN message routing, RTC-scheduled ventilation cycles, and encrypted remote firmware updates. Use Value: Two CAN channels allow redundant bus access; on-chip temperature sensor calibrates ambient readings; TSIP validates signed update packages before installation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 32-bit industrial MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F5671EHDFP#30 | Same RX671 Group, 144-pin LFQFP, 2 MB flash, but rated for -40°C to +85°C (D-grade) and lacks VBATT pin | Suitable for non-battery-backed applications where PCB space allows larger 20×20 mm package | Select when thermal margin >15°C suffices and external RTC backup is acceptable |
| R5F566TEADFP#30 | RX66T Group, 100-pin LFQFP, 1.5 MB flash, 160 MHz CPU, no SDHI or QSPIX, enhanced motor control timers (MTU3 + POE3) | Optimized for servo/inverter drives - higher PWM resolution but fewer connectivity options | Choose for motor-centric designs needing >120 MHz timing precision and no SD/QSPI requirements |
Compared with R5F5671CDGBP#20, the R5F5671EHDFP#30 trades extended temperature and backup power capability for pin-compatible QFP layout, while the R5F566TEADFP#30 shifts focus from connectivity-rich control to high-precision motor timing - neither is pin- or firmware-compatible, but both serve adjacent industrial segments with distinct peripheral priorities.
Availability
R5F5671CDGBP#20 is available at Aetrix Electronics and suitable for industrial HMI, smart metering, and building automation applications requiring stable component supply, long-term lifecycle assurance, and automotive-grade reliability under extended temperature conditions.
Supply support for R5F5671CDGBP#20 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader headquartered in Tokyo, Japan, delivering microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RX671 Group targets high-integrity industrial applications demanding security, connectivity, and real-time performance - designed specifically for smart meters, factory HMIs, and networked appliances requiring IEC60730 compliance and rich peripheral integration.
FAQ
What is the maximum operating frequency and CPU architecture of the R5F5671CDGBP#20?
The R5F5671CDGBP#20 operates at a maximum frequency of 120 MHz using the 32-bit RXv3 CPU core. It delivers 707 CoreMark performance and includes double-precision IEEE-754 floating-point support, 16 general-purpose 32-bit registers, and a collective register bank save function for low-latency interrupt handling - all confirmed in the R01DS0373EJ0120 datasheet Section 1.1.
Does the R5F5671CDGBP#20 support secure firmware updates and cryptographic acceleration?
Yes, the R5F5671CDGBP#20 integrates Trusted Secure IP (TSIP) with hardware-accelerated AES128/192/256, SHA256, RSA, ECC, and a true random number generator (TRNG). It supports secure boot, encrypted firmware updates, and key protection - explicitly documented in Section 1.1 and Section 27 of the R01DS0373EJ0120 datasheet as part of its IEC60730 Class B qualification.
What package type and pin count does the R5F5671CDGBP#20 use?
The R5F5671CDGBP#20 uses a 145-pin TFLGA package (PTLG0145JC-A), measuring 9 mm × 9 mm with 0.65 mm pitch. It provides 111 general-purpose I/O pins, 20 of which are 5-V tolerant, and includes dedicated VBATT, RTCIN, USB_DP/DM, and QSPIX_IO[3:0] pins - verified in Table 1.2 and Figure 4.1 of the R01DS0373EJ0120 datasheet.
Can the R5F5671CDGBP#20 interface directly with SD memory cards and serial flash devices?
Yes, the R5F5671CDGBP#20 includes a full SD host interface (SDHI) supporting 1-/4-bit buses and high-speed mode (25 MB/s), compliant with SD Physical Layer Spec v3.01. It also features QSPIX - a dedicated quad-SPI interface enabling execute-in-place (XIP) from external serial flash memory - both confirmed in Sections 1.1 and 22–23 of the R01DS0373EJ0120 datasheet.
What low-power capabilities does the R5F5671CDGBP#20 offer for battery-backed applications?
The R5F5671CDGBP#20 supports four low-power modes including deep software standby, where 4 KB of standby RAM and the RTC remain active on VBATT supply at <1 µA. It also integrates a sub-clock oscillator for 32.768 kHz RTC operation and battery voltage monitoring - detailed in Sections 1.1, 7.3, and 12.2 of the R01DS0373EJ0120 datasheet for energy meter and portable HMI use cases.
R5F5671CDGBP#20 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 64-TFBGA
- Series:
- RX671
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RXv3
- Core Size:
- 32-Bit Single-Core
- Speed:
- 120MHz
- Connectivity:
- I2C, LINbus, QSPI, SCI, SPI, USB
- Peripherals:
- Capacitive Touch, DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 43
- Program Memory Size:
- 1.5MB (1.5M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 384K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 10x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F5671CDGBP#20 FAQ
1.How can I place an order for R5F5671CDGBP#20 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F5671CDGBP#20 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F5671CDGBP#20 reliable?
The price and inventory of R5F5671CDGBP#20 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F5671CDGBP#20 is usually 5 days.
3.What payment methods are accepted for R5F5671CDGBP#20?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F5671CDGBP#20 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F5671CDGBP#20?
R5F5671CDGBP#20 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F5671CDGBP#20 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F5671CDGBP#20?
For technical support, including R5F5671CDGBP#20 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F5671CDGBP#20 requirements.
6.How does Aetrix verify that R5F5671CDGBP#20 is sourced from the original manufacturer or authorized distributors?
All R5F5671CDGBP#20 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F5671CDGBP#20 meets industry standards.
7.What is the process for return or replacement of R5F5671CDGBP#20?
All R5F5671CDGBP#20 units undergo pre-shipment inspection (PSI). If there is an issue with R5F5671CDGBP#20, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F5671CDGBP#20 part is unused and in its original packaging.
Return procedure for R5F5671CDGBP#20:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F5671CDGBP#20 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

