My Inquiry
My Account
Renesas R5F5671CDGFB#10
- Part No.:
- R5F5671CDGFB#10
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 144-LQFP
- Datasheet:
-
R5F5671CDGFB#10.pdf
- Description:
- IC MCU 32BIT 1.5MB FLASH 144LQFP
- Quantity:
- Payment:
- Shipping:
Inventory:1,574
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F5671CDGFB#10 from Renesas is a 32-bit RXv3 microcontroller operating at up to 120 MHz, featuring double-precision IEEE-754 FPU, 2 MB on-chip code flash with dual-bank support, 384 KB SRAM, and integrated CAN, USB 2.0 FS, SD host interface, QSPIX, and capacitive touch sensing - deployed in industrial HMI and smart metering systems requiring real-time control and secure firmware updates.
For engineers reviewing the R5F5671CDGFB#10 datasheet, R5F5671CDGFB#10 pinout, R5F5671CDGFB#10 application, or R5F5671CDGFB#10 equivalent, key selection criteria include its 144-pin LFQFP package (PLQP0144KA-B), 120-MHz deterministic timing, TSIP-based AES256/SHA256 encryption, IEC60730-compliant self-test features, and hardware-accelerated remote control signal reception (REMC).
Technical Context
The R5F5671CDGFB#10 implements the RXv3 CPU core with 113 instructions, 16 general-purpose 32-bit registers, and dual-precision floating-point coprocessor supporting 21 DP-FP instructions. It integrates a memory protection unit (MPU) with eight configurable regions and supports little/big-endian data arrangement.
Its clock system combines external crystal (8–24 MHz), sub-clock (32.768 kHz), and internal oscillators (LOCO/HOCO/IWDT-dedicated), with independent frequency division for ICLK (up to 120 MHz), PCLKA/B/C/D (up to 120/60/60/60 MHz), and dedicated ADCLKs - enabling precise peripheral timing isolation for A/D conversion, USB, and QSPIX fetch operations.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv3 32-bit, 120 MHz max, 707 CoreMark score - enables real-time deterministic execution in motor control and protocol stacks. |
| Memory | 2 MB code flash (dual-bank, BGO programming), 8 KB data flash (100k write cycles), 384 KB SRAM (no-wait @120 MHz) - supports field firmware updates without service interruption. |
| FPU | Double-precision IEEE-754 compliant - delivers accurate computation for sensor fusion, digital power control, and predictive maintenance algorithms. |
| Security | Trusted Secure IP (TSIP) with AES128/192/256, RSA, ECC, SHA256, TRNG, and key protection - meets IEC60730 Class B and IoT device attestation requirements. |
| Peripherals | 2× CAN FD-capable channels (32 mailboxes), 1× USB 2.0 FS host/function/OTG, 1× SDHI (25 MB/s), 1× QSPIX (quad-SPI fetch), 2× 12-bit S12AD (8+12 ch) - consolidates connectivity and storage in edge-node designs. |
| Package | PLQP0144KA-B: 144-pin LFQFP, 20 × 20 mm, 0.50-mm pitch, –40°C to +85°C (D-version) - compatible with standard reflow profiles and industrial PCB layouts. |
| Power | 2.7–3.6 V supply, four low-power modes (deep software standby with 4 KB backup RAM), VBATT-supported RTC - extends battery life in portable and energy-harvesting applications. |
Pinout & Package
Package: PLQP0144KA-B - 144-pin Low-profile Quad Flat Package, 20 × 20 mm body, 0.50-mm lead pitch, exposed thermal pad, RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / AVCC0 / AVCC1 | Core & analog power supply | Separate 2.7–3.6 V domains enable noise isolation between digital logic and 12-bit ADC/S12AD units. |
| VBATT | Backup power input | Supplies RTC, backup registers, and sub-clock oscillator during main power loss - maintains timekeeping and state retention. |
| XTAL / EXTAL | Main clock oscillator terminals | Supports 8–24 MHz crystal resonator for high-accuracy system timing and USB 2.0 FS clock derivation. |
| RES# | Active-low reset input | Asynchronous hardware reset with internal pull-up; triggers full system initialization including MPU and flash controller. |
| USB_DP / USB_DM | USB 2.0 full-speed differential pair | Integrated transceiver eliminates external PHY; supports host, function, and OTG roles with 2 KB on-chip buffer. |
| SD0_CMD / SD0_CLK / SD0_DAT0–3 | SD host interface signals | Direct 4-bit SD bus interface compliant with SD Physical Layer Spec v3.01 - enables local firmware storage and data logging. |
Key Features
| Feature | Design Value |
|---|---|
| Dual-bank flash architecture | Enables seamless firmware update: new image programmed in inactive bank while active bank executes - zero downtime deployment. |
| Capacitive touch sensing unit (CTSUa) | Supports 17 self-capacitance keys or 64 mutual-capacitance keys - eliminates mechanical buttons in industrial HMI panels with ESD-hardened I/O. |
| Event Link Controller (ELC) | 99 internal event signals routed without CPU intervention - reduces latency in time-critical sequences like PWM-triggered ADC sampling. |
| IEC60730 safety functions | Oscillation-stop detection, CRC-A for flash, IWDTa windowed watchdog, A/D self-diagnostic - satisfies Class B functional safety certification. |
| Remote control signal receiver (REMCa) | Hardware-accelerated IR pattern matching (header/data0/data1/special) with 8-byte FIFO - offloads CPU in smart home gateway applications. |
Applications
| Industrial HMI Panel | Smart Electricity Meter |
|---|---|
|
Use Scenario: Touch-enabled front panel with real-time energy display, tariff switching, and tamper detection. IC Role / Device Role / Timing Role: Main application MCU managing CTSUa touch interface, SDHI for log storage, CAN for utility communication, and RTC for billing timestamping. Use Value: Dual-bank flash allows secure OTA updates; TSIP encrypts metering data; 12-bit S12AD (unit 1) measures temperature for accuracy compensation. |
Use Scenario: DIN-rail mounted meter with pulse counting, load profiling, and remote firmware upgrade over PLC or RF mesh. IC Role / Device Role / Timing Role: System controller executing IEC62056 protocol stack, driving isolated CAN/RS485 PHYs, and managing secure boot via TSIP. Use Value: IEC60730-compliant self-tests validate ADC, clock, and memory integrity; 4 KB standby RAM preserves billing counters during brownouts. |
| Home Energy Gateway | Programmable Logic Controller (PLC) Edge Node |
|
Use Scenario: Aggregating Zigbee/Z-Wave sensors, controlling HVAC via IR, and reporting to cloud via Ethernet/Wi-Fi bridge. IC Role / Device Role / Timing Role: Protocol translation hub using REMCa for IR remote control, USB for dongle connectivity, and QSPIX for fast boot from serial flash. Use Value: Hardware REMCa decodes NEC/RC5 protocols without CPU load; USB OTG supports field diagnostics via USB stick; TSIP secures OTA payloads. |
Use Scenario: Compact distributed I/O module with analog inputs, digital outputs, and fieldbus connectivity in factory automation. IC Role / Device Role / Timing Role: Real-time motion controller running EtherCAT slave stack, synchronizing MTU3a PWM outputs with TPUa encoder inputs. Use Value: 120 MHz RXv3 core ensures <10 µs jitter in servo loop; dual 12-bit S12AD units sample current/voltage simultaneously; CAN handles master coordination. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 32-bit industrial MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F5671EHDFB#10 | Same RX671 Group, 144-pin LFQFP, but with 1.5 MB flash and -40°C to +105°C (G-version) rating. | Targeted at extended-temperature environments like automotive under-hood or outdoor utility enclosures. | Select when higher ambient temperature tolerance and reduced flash capacity are acceptable trade-offs. |
| R5F566TEADFP#30 | RX66T Group, 100-pin LQFP, 160 MHz CPU, no TSIP, no SDHI, no QSPIX, but enhanced MTU3 timers for motor control. | Optimized for inverter drives and servo amplifiers where PWM precision outweighs security/storage needs. | Choose for high-performance motor control where AES/SHA and SD card support are unnecessary. |
Compared with R5F5671CDGFB#10, the R5F5671EHDFB#10 offers extended temperature operation at lower flash density, while the R5F566TEADFP#30 trades security and connectivity for higher PWM resolution and CPU speed - making each suitable for distinct industrial subsystems rather than drop-in replacements.
Availability
R5F5671CDGFB#10 is available at Aetrix Electronics and suitable for industrial HMI, smart metering, home energy gateways, and PLC edge nodes requiring stable component supply across multi-year production cycles.
Supply support for R5F5671CDGFB#10 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RX671 Group - including R5F5671CDGFB#10 - is designed for secure, real-time industrial edge devices demanding high-integration, functional safety compliance, and long-term supply stability.
FAQ
What is the maximum operating frequency and CoreMark score of the R5F5671CDGFB#10?
The R5F5671CDGFB#10 operates at a maximum frequency of 120 MHz and achieves 707 CoreMark - measured per EEMBC methodology - confirming deterministic real-time performance for industrial control loops and protocol stacks. Its RXv3 core delivers single-cycle instruction execution and 113 optimized instructions, including DSP and floating-point extensions essential for sensor processing in the R5F5671CDGFB#10.
Does the R5F5671CDGFB#10 support secure firmware updates and cryptographic acceleration?
Yes, the R5F5671CDGFB#10 integrates Trusted Secure IP (TSIP) with hardware-accelerated AES128/192/256, SHA256, RSA, ECC, and a true random number generator (TRNG). It supports secure boot, encrypted firmware decryption, and key protection - enabling end-to-end OTA update security. These capabilities are validated per IEC60730 Class B and are integral to the R5F5671CDGFB#10's certified safety architecture.
What package type and pin count does the R5F5671CDGFB#10 use?
The R5F5671CDGFB#10 uses the PLQP0144KA-B package: a 144-pin Low-profile Quad Flat Package measuring 20 × 20 mm with 0.50-mm pitch and an exposed thermal pad. This RoHS-compliant package supports industrial temperature range (–40°C to +85°C) and is compatible with standard surface-mount assembly processes - a key mechanical specification confirmed in the R5F5671CDGFB#10 datasheet Rev.1.20.
Which communication interfaces are integrated into the R5F5671CDGFB#10?
The R5F5671CDGFB#10 integrates CAN (2 channels, 32 mailboxes), USB 2.0 Full-Speed host/function/OTG, SD host interface (SDHI), Quad-SPI (QSPIX), multiple SCI/SCIh/SCIm channels (13 total), RIIC/RIICHS (I²C up to 3.4 Mbps), RSPId/RSPIA (SPI), and RSCI with Manchester encoding. These interfaces enable direct connectivity to industrial networks, memory cards, sensors, and legacy protocols - all verified in the R5F5671CDGFB#10's peripheral specification table.
How does the R5F5671CDGFB#10 support functional safety standards like IEC60730?
The R5F5671CDGFB#10 includes dedicated hardware for IEC60730 Class B compliance: oscillation-stop detection, CRC-A for flash integrity, windowed independent watchdog timer (IWDTa), A/D converter self-diagnostic, register write protection, and memory protection unit (MPU). These features are documented in the R5F5671CDGFB#10 datasheet Section 1.1 and enable certified safe operation in household appliances and industrial controls.
R5F5671CDGFB#10 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 144-LQFP
- Series:
- RX671
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RXv3
- Core Size:
- 32-Bit Single-Core
- Speed:
- 120MHz
- Connectivity:
- CANbus, I2C, LINbus, QSPI, SCI, SPI, USB
- Peripherals:
- Capacitive Touch, DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 113
- Program Memory Size:
- 1.5MB (1.5M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 384K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 20x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F5671CDGFB#10 FAQ
1.How can I place an order for R5F5671CDGFB#10 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F5671CDGFB#10 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F5671CDGFB#10 reliable?
The price and inventory of R5F5671CDGFB#10 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F5671CDGFB#10 is usually 5 days.
3.What payment methods are accepted for R5F5671CDGFB#10?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F5671CDGFB#10 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F5671CDGFB#10?
R5F5671CDGFB#10 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F5671CDGFB#10 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F5671CDGFB#10?
For technical support, including R5F5671CDGFB#10 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F5671CDGFB#10 requirements.
6.How does Aetrix verify that R5F5671CDGFB#10 is sourced from the original manufacturer or authorized distributors?
All R5F5671CDGFB#10 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F5671CDGFB#10 meets industry standards.
7.What is the process for return or replacement of R5F5671CDGFB#10?
All R5F5671CDGFB#10 units undergo pre-shipment inspection (PSI). If there is an issue with R5F5671CDGFB#10, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F5671CDGFB#10 part is unused and in its original packaging.
Return procedure for R5F5671CDGFB#10:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F5671CDGFB#10 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
