Renesas R5F5671CDGFB#30
- Part No.:
- R5F5671CDGFB#30
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 144-LQFP
- Datasheet:
-
R5F5671CDGFB#30.pdf
- Description:
- IC MCU 32BIT 1.5MB FLASH 144LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:180
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F5671CDGFB#30 from Renesas is a 32-bit RXv3 microcontroller operating at up to 120 MHz, featuring double-precision IEEE-754 FPU, 2 MB on-chip code flash with dual-bank support, 384 KB SRAM, and integrated CAN, USB 2.0 FS, SD host interface, QSPIX, and capacitive touch sensing - deployed in industrial HMI and smart metering systems requiring real-time control and secure firmware updates.
For engineers reviewing the R5F5671CDGFB#30 datasheet, R5F5671CDGFB#30 pinout, R5F5671CDGFB#30 application, or R5F5671CDGFB#30 equivalent, key selection criteria include its 145-pin TFLGA (0.65-mm pitch) package, IEC60730-compliant safety features (TSIP, CRC, IWDT, self-diagnostic A/D), and full-speed USB + SDHI + CAN coexistence for edge-node connectivity.
Technical Context
The R5F5671CDGFB#30 implements the RXv3 CPU core with 113 instructions, 16 general-purpose 32-bit registers, and double-precision FPU supporting 21 dedicated instructions. Its clock system integrates PLL, sub-clock oscillator (32.768 kHz), and dedicated 120-kHz IWDT oscillator - enabling independent timing domains for ICLK (up to 120 MHz), PCLKA/B/C/D (up to 120/60/60/60 MHz), and FCLK/BCLK (up to 60 MHz).
Peripheral subsystems are tightly coupled via Event Link Controller (ELC) with 99 internal event signals, allowing hardware-triggered timer starts, A/D conversions, and DMA transfers without CPU intervention. The MCU supports IEC60730 Class B compliance through oscillation-stop detection, CRC acceleration, register write protection, and A/D self-diagnostic modes using internal reference voltages.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv3 32-bit, 120 MHz max, 707 CoreMark, double-precision FPU per IEEE-754 |
| Memory | 2 MB code flash (dual-bank, BGO programming), 8 KB data flash (100k cycles), 384 KB SRAM (no wait states) |
| Package | PTLG0145JC-A: 145-pin TFLGA, 9 × 9 mm, 0.65-mm pitch, 111 GPIOs (20 with 5-V tolerance) |
| Connectivity | 2× CAN (ISO11898-1, 32 mailboxes/channel), USB 2.0 FS host/function/OTG, SDHI (25 MB/s), QSPIX (fetch from serial flash) |
| Analog & Timing | Two 12-bit A/D units (8+12 ch, 0.48 µs/ch), RTC with battery backup, 32-bit CMTW timers, TSIP crypto engine (AES128/192/256, ECC, TRNG) |
| Safety & Power | IEC60730-compliant features: MPU, IWDT with window function, LVD (3 voltage levels), self-diagnostic A/D, tamper detection |
Pinout & Package
PTLG0145JC-A is a 145-pin Thin Fine-Pitch Land Grid Array (TFLGA) package measuring 9 × 9 mm with 0.65-mm pitch, designed for high-density PCB layouts and thermal efficiency in industrial enclosures. It provides 111 programmable I/O pins, including 20 with 5-V tolerance, 113 pull-up resistors, and full open-drain capability.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / AVCC0 / AVCC1 | Power supply inputs | Core/analog domain supply (2.7–3.6 V); separate AVCC domains enable noise-isolated ADC operation |
| VBATT | Backup power input | Supplies RTC, backup registers, and sub-clock oscillator during main power loss |
| XTAL / EXTAL | Main crystal oscillator terminals | Supports 8–24 MHz external crystal; enables precise timing and PLL reference |
| RTCIN / RTCOUT | Real-time clock oscillator | Connects to 32.768-kHz crystal for battery-backed timekeeping |
| USB_DP / USB_DM | USB 2.0 full-speed differential pair | Integrated transceiver eliminates external PHY; supports host/function/OTG without pull-up resistors |
| SD0_CMD / SD0_CLK / SD0_DAT0–3 | SD host interface signals | 1- or 4-bit SD bus supporting SD memory and SDIO cards per Physical Layer Spec v3.01 |
| CAN0_TX / CAN0_RX | Channel 0 CAN transceiver I/O | Differential signaling compliant with ISO11898-1; 32 mailbox buffers support prioritized message handling |
| QSPIX_IO0–3 / QSPIX_SCK / QSPIX_SSL | Quad-SPI memory interface | Enables direct code/data fetch from external serial flash using quad-SPI protocol for XIP execution |
Key Features
| Feature | Design Value |
|---|---|
| Dual-bank flash architecture | Enables seamless firmware updates: execute from Bank A while programming Bank B, eliminating system downtime |
| Trusted Secure IP (TSIP) | Hardware-accelerated AES/ECC/SHA/TRNG with key protection prevents firmware cloning and ensures secure boot integrity |
| Capacitive touch sensing unit (CTSUa) | Supports 17 self-capacitance keys or 64 mutual-capacitance keys with built-in noise rejection for robust HMI in noisy industrial environments |
| Event Link Controller (ELC) | 99 hardware event interconnections eliminate CPU polling: e.g., MTU timer overflow triggers A/D conversion without ISR overhead |
| IEC60730 Class B compliance suite | Includes oscillation-stop detection, CRC calculation unit, IWDT windowing, and A/D self-test - reduces certification effort for safety-critical appliances |
Applications
| Industrial HMI Panels | Smart Electricity Meters |
|---|---|
Use Scenario: Touch-enabled front-panel interface with real-time energy display, tariff switching, and local firmware update capability. IC Role / Device Role / Timing Role: Main application processor managing GUI rendering, capacitive touch decoding, SDHI-based firmware storage, and USB-based field updates. Use Value: Integrated CTSUa and QSPIX reduce BOM cost; TSIP ensures secure OTA updates; 120-MHz RXv3 core handles multitasking without external RAM. | Use Scenario: Revenue-grade meter with metrology IC interface, tamper detection, secure data logging, and PLC/RF communication backhaul. IC Role / Device Role / Timing Role: System controller coordinating metrology sampling (via A/D trigger sync), RTC timestamping, CAN/PLC gateway logic, and encrypted data storage. Use Value: Dual A/D units with self-diagnostic mode validate sensor integrity; MPU and IWDT windowing meet IEC62056-21 safety requirements; VBATT-backed RTC maintains billing continuity. |
| Building Automation Controllers | Medical Diagnostic Devices |
Use Scenario: HVAC controller integrating temperature/humidity sensors, relay drivers, CAN bus networking, and web-based configuration via USB CDC. IC Role / Device Role / Timing Role: Real-time scheduler managing PID loops (leveraging FPU), CAN message routing, and USB virtual COM port for service technician access. Use Value: 120-MHz deterministic execution meets <100 µs loop timing; integrated USB eliminates UART-to-USB bridge IC; low-power modes extend battery life in wireless nodes. | Use Scenario: Portable ultrasound or ECG device requiring low-noise analog acquisition, secure patient data encryption, and SD card storage. IC Role / Device Role / Timing Role: Signal processor interfacing with 12-bit A/D converters, performing FFT via FPU, encrypting waveform data with TSIP, and writing to SDHI. Use Value: On-chip 384 KB SRAM stores multiple waveform buffers; temperature sensor monitors die temp for ADC calibration drift compensation; 5-V tolerant I/O simplifies sensor interface design. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 32-bit industrial MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F5671EHDFB#30 | Same RX671 Group, 144-pin LFQFP (14 × 14 mm), 113 GPIOs, identical peripherals and memory map | Requires PCB redesign due to larger footprint and 0.50-mm pitch; better suited for prototyping with standard QFP tooling | Select when LFQFP handling is preferred over TFLGA reflow; no firmware changes needed |
| R5F566TEADFP#30 | RX66T Group, 100-pin LQFP, 80 GPIOs, 1 MB flash, no SDHI or USB, enhanced motor control timers (MTU3b) | Optimized for inverter drives; lacks SD/USB/CTSU but adds three-phase PWM with dead-time control and encoder interfaces | Choose for motor control-centric designs where SD/USB connectivity is unnecessary |
Compared with R5F5671CDGFB#30, R5F5671EHDFB#30 offers identical functionality in a larger, more manufacturable package, while R5F566TEADFP#30 trades connectivity for higher-resolution PWM and motor-specific peripherals - making the former a drop-in layout alternative and the latter a functional substitute only in motor-control-dominant systems.
Availability
R5F5671CDGFB#30 is available at Aetrix Electronics and suitable for industrial HMI, smart metering, building automation, and portable medical devices requiring stable component supply, long-term lifecycle support, and IEC60730-certifiable silicon.
Supply support for R5F5671CDGFB#30 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader headquartered in Tokyo, Japan, specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RX671 Group is part of Renesas' RX family of 32-bit MCUs, designed specifically for industrial equipment, smart meters, and HMI applications demanding high performance, security, functional safety, and rich connectivity in compact packages.
FAQ
What is the maximum operating frequency and CoreMark score of the R5F5671CDGFB#30?
The R5F5671CDGFB#30 operates at a maximum frequency of 120 MHz and achieves 707 CoreMark points under benchmark conditions. This performance stems from the RXv3 CPU core's optimized pipeline, double-precision FPU, and zero-wait-state access to 384 KB SRAM - enabling deterministic real-time response in industrial control loops and UI rendering tasks executed by the R5F5671CDGFB#30.
Does the R5F5671CDGFB#30 support secure firmware updates and cryptographic operations?
Yes, the R5F5671CDGFB#30 integrates Trusted Secure IP (TSIP) with hardware acceleration for AES128/192/256, ECC, SHA1/224/256, MD5, and true random number generation. Key protection mechanisms prevent illicit copying, and the TSIP engine enables authenticated, encrypted firmware updates stored on its 2 MB dual-bank flash - a critical capability for field-deployed devices using the R5F5671CDGFB#30.
What package type and pin count does the R5F5671CDGFB#30 use?
The R5F5671CDGFB#30 uses the PTLG0145JC-A package: a 145-pin Thin Fine-Pitch Land Grid Array measuring 9 × 9 mm with 0.65-mm pitch. It provides 111 general-purpose I/O pins (20 with 5-V tolerance), 113 internal pull-up resistors, and full open-drain capability - optimized for high-density industrial PCBs where thermal performance and miniaturization are essential for the R5F5671CDGFB#30.
Can the R5F5671CDGFB#30 interface directly with SD cards and serial flash memory?
Yes, the R5F5671CDGFB#30 includes a full SD host interface (SDHI) supporting 1- and 4-bit SD/SDIO buses at up to 25 MB/s, compliant with SD Physical Layer Spec v3.01. It also features QSPIX - a dedicated Quad-SPI interface enabling XIP (execute-in-place) from external serial flash memory using extended/dual/quad-SPI protocols - both capabilities are natively supported by the R5F5671CDGFB#30 without external controllers.
How does the R5F5671CDGFB#30 meet IEC60730 Class B safety requirements?
The R5F5671CDGFB#30 meets IEC60730 Class B through integrated hardware features: oscillation-stop detection, CRC calculation unit, windowed independent watchdog timer (IWDTa), memory protection unit (MPU), register write protection, and self-diagnostic A/D converter testing using internal reference voltages. These functions are documented in Renesas' IEC60730 compliance manual for the RX671 Group and are fully implemented in the R5F5671CDGFB#30 silicon.
R5F5671CDGFB#30 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 144-LQFP
- Series:
- RX671
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RXv3
- Core Size:
- 32-Bit Single-Core
- Speed:
- 120MHz
- Connectivity:
- CANbus, I2C, LINbus, QSPI, SCI, SPI, USB
- Peripherals:
- Capacitive Touch, DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 113
- Program Memory Size:
- 1.5MB (1.5M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 384K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 20x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F5671CDGFB#30 FAQ
1.How can I place an order for R5F5671CDGFB#30 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F5671CDGFB#30 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F5671CDGFB#30 reliable?
The price and inventory of R5F5671CDGFB#30 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F5671CDGFB#30 is usually 5 days.
3.What payment methods are accepted for R5F5671CDGFB#30?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F5671CDGFB#30 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F5671CDGFB#30?
R5F5671CDGFB#30 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F5671CDGFB#30 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F5671CDGFB#30?
For technical support, including R5F5671CDGFB#30 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F5671CDGFB#30 requirements.
6.How does Aetrix verify that R5F5671CDGFB#30 is sourced from the original manufacturer or authorized distributors?
All R5F5671CDGFB#30 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F5671CDGFB#30 meets industry standards.
7.What is the process for return or replacement of R5F5671CDGFB#30?
All R5F5671CDGFB#30 units undergo pre-shipment inspection (PSI). If there is an issue with R5F5671CDGFB#30, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F5671CDGFB#30 part is unused and in its original packaging.
Return procedure for R5F5671CDGFB#30:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F5671CDGFB#30 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

