My Inquiry
My Account
Renesas R5F5671CDGFM#10
- Part No.:
- R5F5671CDGFM#10
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 64-LQFP
- Datasheet:
-
R5F5671CDGFM#10.pdf
- Description:
- IC MCU 32BIT 1.5MB FLASH 64LQFP
- Quantity:
- Payment:
- Shipping:
Inventory:4,152
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F5671CDGFM#10 from Renesas is a 32-bit RXv3 microcontroller operating at up to 120 MHz, featuring double-precision IEEE-754 FPU, 1 MB on-chip code flash, 384 KB SRAM, and integrated CAN, USB 2.0 FS, SD host interface, QSPIX, and capacitive touch sensing - deployed in industrial HMI, smart metering, and secure IoT edge nodes.
For engineers reviewing the R5F5671CDGFM#10 datasheet, R5F5671CDGFM#10 pinout, R5F5671CDGFM#10 application, or R5F5671CDGFM#10 equivalent, key selection criteria include dual-bank flash for safe firmware updates, TSIP-based AES256/SHA256 encryption, IEC60730-compliant self-test features, and 114 GPIO with 5-V tolerance across its 144-pin LFQFP package.
Technical Context
The R5F5671CDGFM#10 implements the RXv3 CPU core with 113 instructions, including DSP and floating-point extensions, and supports little- or big-endian data arrangement. It integrates a memory protection unit (MPU) with eight configurable regions and leverages event linking (ELC) to synchronize peripheral triggers without CPU intervention.
Its clock system combines external crystal (8–24 MHz), sub-clock (32.768 kHz), and internal oscillators (LOCO/HOCO/IWDT-dedicated), enabling independent domain clocks: ICLK up to 120 MHz for CPU/QSPIX, PCLKA up to 120 MHz for MTU/RSPI, and PCLKB up to 60 MHz for most peripherals and ADCs.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv3 32-bit, 120 MHz max - delivers 707 CoreMark; supports double-precision FPU and register bank save for fast context switching. |
| Memory | 1 MB code flash (dual-bank), 8 KB data flash (100k write cycles), 384 KB SRAM (no wait states), 4 KB standby RAM - enables robust firmware update and RTC backup. |
| Peripherals | 2× CAN (ISO11898-1, 32 mailboxes/channel), 1× USB 2.0 FS host/function/OTG, 1× SDHI (25 MB/s), 1× QSPIX (fetch from serial flash), 2× 12-bit S12AD (8+12 ch). |
| Security & Safety | Trusted Secure IP (TSIP) with AES128/192/256, SHA256, TRNG, and IEC60730 support including CRC, IWDT, A/D self-diagnostic, and register write protection. |
| Package & I/O | 144-pin LFQFP (PLQP0144KA-B, 20 × 20 mm, 0.50 mm pitch), 113 GPIO with 5-V tolerance, open-drain, pull-up, and switchable drive strength. |
| Operating Range | −40°C to +85°C (D-version), single 2.7–3.6 V supply, four low-power modes including deep software standby with VBATT backup for RTC and registers. |
Pinout & Package
Package: PLQP0144KA-B - 144-pin Low-profile Quad Flat Package, 20 × 20 mm body, 0.50 mm pitch, exposed thermal pad.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, AVCC0, AVCC1 | Power supply inputs | Core/analog power domains; require decoupling per datasheet layout guidelines to ensure stable 2.7–3.6 V operation and ADC accuracy. |
| VBATT | Backup power input | Supplies RTC, sub-clock oscillator, and backup registers during main power loss - enables timekeeping continuity in battery-backed systems. |
| RES#, RESET | Reset input/output | Active-low asynchronous reset; internal POR/LVD ensures reliable initialization under voltage transients or brown-out conditions. |
| XTAL, EXTAL | Main clock crystal terminals | Support 8–24 MHz external crystal; paired with on-chip PLL to generate 120 MHz ICLK - critical for timing-critical peripherals like USB and SDHI. |
| USB_DP, USB_DM | USB 2.0 full-speed differential pair | Integrated transceiver eliminates external PHY; supports host/function/OTG with 2 KB on-chip buffer - reduces BOM and PCB area for connected devices. |
| SD_CLK, SD_CMD, SD_DAT0–3 | SD host interface signals | Direct 4-bit SD bus interface compliant with SD Physical Layer Spec v3.01 - enables local storage, firmware logging, or field-upgrade capability without external controller. |
Key Features
| Feature | Design Value |
|---|---|
| Dual-bank flash architecture | Enables background programming and seamless bank swapping - allows over-the-air firmware updates without halting real-time operation. |
| Trusted Secure IP (TSIP) | Hardware-accelerated AES256/SHA256/TRNG with key protection - meets IEC62443-3-3 SL2 requirements for secure boot and encrypted communication. |
| Event Link Controller (ELC) | 99 internal event sources routed without CPU overhead - synchronizes timer-triggered ADC sampling, PWM dead-time insertion, or CAN TX/RX with precise timing. |
| Capacitive Touch Sensing Unit (CTSUa) | Supports 17 self-capacitance keys or 64 mutual-capacitance keys - enables robust, low-power touch HMI without external ICs or calibration drift. |
| IEC60730 Class B compliance support | Includes oscillation-stop detection, CRC-A, IWDTa, A/D self-test, and register lock - reduces certification effort for household appliances and industrial controls. |
Applications
| Industrial HMI Panel | Smart Energy Meter |
|---|---|
|
Use Scenario: Embedded display controller with touch interface, real-time data logging, and secure remote firmware updates via cellular or LoRaWAN. IC Role / Device Role / Timing Role: Main application MCU handling GUI rendering, capacitive touch decoding, SDHI-based log storage, and TSIP-secured OTA updates. Use Value: Dual-bank flash prevents service interruption during updates; CTSUa eliminates mechanical buttons; QSPIX enables fast boot from external flash. |
Use Scenario: DIN-rail mounted electricity meter with tamper detection, pulse counting, tariff switching, and DLMS/COSEM protocol stack. IC Role / Device Role / Timing Role: System-on-chip managing metrology interface (via S12AD), RTC-driven tariff scheduling, CAN/RS485 comms, and IEC60730 safety monitoring. Use Value: Built-in LVD and IWDTa satisfy metering safety standards; 12-bit ADC with self-diagnostic ensures measurement integrity; VBATT-backed RTC maintains billing accuracy. |
| Secure IoT Gateway | Home Automation Controller |
|
Use Scenario: Edge gateway aggregating Zigbee/Z-Wave sensors, running TLS-secured MQTT to cloud, and hosting local automation logic. IC Role / Device Role / Timing Role: Central secure processor executing TLS handshake (via TSIP), managing USB-connected dongles, and buffering sensor data in SRAM before transmission. Use Value: Hardware crypto offloads CPU; USB 2.0 FS supports plug-and-play dongle integration; 384 KB SRAM accommodates multiple concurrent protocol stacks. |
Use Scenario: Wall-mounted control panel with capacitive touch keys, audio feedback via SSIE, and local Zigbee/Thread radio coexistence. IC Role / Device Role / Timing Role: HMI controller driving touch UI, generating I2S audio, managing CAN-connected HVAC actuators, and coordinating RF coexistence via ELC-triggered timing. Use Value: CTSUa provides waterproof, wear-resistant interface; SSIE supports stereo audio playback; CAN and SCI channels enable multi-protocol device management. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 32-bit industrial MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F5670EDGFM#10 | Same RX671 family, 2 MB flash, 120 MHz, but 144-pin LFQFP with identical pinout - differs only in flash size and part marking. | Preferred where larger firmware image or future feature expansion is required; no hardware change needed. | Select when >1 MB code space is needed; otherwise R5F5671CDGFM#10 offers optimal cost/performance balance for 1 MB use cases. |
| R7FA6M2AF3CFP#AA0 | RX671 successor (RA6M2), Arm Cortex-M4F, 100 MHz, 1 MB flash, 256 KB SRAM, same 144-pin LFQFP footprint but different pin assignment and peripheral set. | Targets migration path toward Arm ecosystem; lacks TSIP, CTSU, and SDHI - requires redesign for those functions. | Choose only for new Arm-based designs; not a drop-in replacement - pinout, register map, and driver compatibility differ significantly. |
Compared with R5F5671CDGFM#10, the R5F5670EDGFM#10 provides identical functionality with increased flash capacity, while the R7FA6M2AF3CFP#AA0 represents a platform shift requiring full revalidation - making the former a true capacity variant and the latter a non-interchangeable architectural alternative.
Availability
R5F5671CDGFM#10 is available at Aetrix Electronics and suitable for industrial HMI, smart metering, and secure IoT edge nodes requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for R5F5671CDGFM#10 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and enterprise applications.
The R5F5671CDGFM#10 belongs to the RX671 Group - designed for high-integrity industrial control, secure connectivity, and human-machine interaction with integrated safety, crypto, and rich peripheral sets.
FAQ
What is the maximum operating frequency and CoreMark score of the R5F5671CDGFM#10?
The R5F5671CDGFM#10 operates at a maximum frequency of 120 MHz and achieves 707 CoreMark under benchmark conditions. This performance stems from the RXv3 CPU core's efficient instruction pipeline, double-precision FPU, and zero-wait-state access to 384 KB SRAM - all confirmed in the official R01DS0373EJ0120 datasheet Rev.1.20.
Does the R5F5671CDGFM#10 support secure firmware updates?
Yes, the R5F5671CDGFM#10 supports secure firmware updates via its dual-bank flash architecture and Trusted Secure IP (TSIP). The dual-bank structure allows background programming of one bank while executing from the other, and TSIP provides hardware-accelerated AES256 decryption and SHA256 signature verification - both essential for authenticated, interrupt-free OTA updates.
What package type and pin count does the R5F5671CDGFM#10 use?
The R5F5671CDGFM#10 uses a 144-pin Low-profile Quad Flat Package (LFQFP) designated PLQP0144KA-B - measuring 20 × 20 mm with 0.50 mm pitch and an exposed thermal pad. It provides 113 GPIO pins, including 20 with 5-V tolerance, as specified in Table 1.2 of the R01DS0373EJ0120 datasheet.
Which communication interfaces are integrated into the R5F5671CDGFM#10?
The R5F5671CDGFM#10 integrates CAN (2 channels, ISO11898-1), USB 2.0 Full-Speed host/function/OTG, SD host interface (SDHI), Quad-SPI (QSPIX), multiple SCI/RSPI/I²C variants, and remote control signal receiver (REMC). These are fully documented in Section 1.1 and Table 1.1 of the R01DS0373EJ0120 datasheet.
Is the R5F5671CDGFM#10 qualified for IEC60730 Class B compliance?
Yes, the R5F5671CDGFM#10 includes dedicated hardware features for IEC60730 Class B compliance: oscillation-stop detection, CRC-A accelerator, independent watchdog timer (IWDTa), A/D converter self-diagnostic, and register write protection. These are explicitly listed in the "Useful functions for IEC60730 compliance" section of the R01DS0373EJ0120 datasheet.
R5F5671CDGFM#10 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 64-LQFP
- Series:
- RX671
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RXv3
- Core Size:
- 32-Bit Single-Core
- Speed:
- 120MHz
- Connectivity:
- I2C, LINbus, QSPI, SCI, SPI, USB
- Peripherals:
- Capacitive Touch, DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 44
- Program Memory Size:
- 1.5MB (1.5M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 384K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 10x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F5671CDGFM#10 FAQ
1.How can I place an order for R5F5671CDGFM#10 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F5671CDGFM#10 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F5671CDGFM#10 reliable?
The price and inventory of R5F5671CDGFM#10 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F5671CDGFM#10 is usually 5 days.
3.What payment methods are accepted for R5F5671CDGFM#10?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F5671CDGFM#10 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F5671CDGFM#10?
R5F5671CDGFM#10 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F5671CDGFM#10 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F5671CDGFM#10?
For technical support, including R5F5671CDGFM#10 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F5671CDGFM#10 requirements.
6.How does Aetrix verify that R5F5671CDGFM#10 is sourced from the original manufacturer or authorized distributors?
All R5F5671CDGFM#10 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F5671CDGFM#10 meets industry standards.
7.What is the process for return or replacement of R5F5671CDGFM#10?
All R5F5671CDGFM#10 units undergo pre-shipment inspection (PSI). If there is an issue with R5F5671CDGFM#10, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F5671CDGFM#10 part is unused and in its original packaging.
Return procedure for R5F5671CDGFM#10:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F5671CDGFM#10 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
