Renesas R5F5671CDGFM#30
- Part No.:
- R5F5671CDGFM#30
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 64-LQFP
- Datasheet:
-
R5F5671CDGFM#30.pdf
- Description:
- IC MCU 32BIT 1.5MB FLASH 64LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:320
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F5671CDGFM#30 from Renesas is a 32-bit RXv3 microcontroller operating at up to 120 MHz, featuring double-precision IEEE-754 FPU, 2 MB on-chip code flash with dual-bank support, 384 KB SRAM, and integrated CAN, USB 2.0 FS, SD host interface, QSPIX, and capacitive touch sensing - deployed in industrial HMI, smart metering, and connected appliance control systems.
For engineers reviewing the R5F5671CDGFM#30 datasheet, R5F5671CDGFM#30 pinout, R5F5671CDGFM#30 application, or R5F5671CDGFM#30 equivalent, key selection criteria include its 120-MHz real-time performance (707 CoreMark), TSIP-based AES256/SHA256 encryption, IEC60730-compliant safety features, and 114 GPIOs with 5-V tolerance - critical for secure, low-power, mixed-signal embedded designs.
Technical Context
The R5F5671CDGFM#30 implements the RXv3 CPU core with 16 general-purpose 32-bit registers, double-precision FPU coprocessor (16×64-bit data registers), and collective register bank save function enabling fast context switching. It supports little-endian or big-endian data arrangement and executes instructions at one per system clock cycle.
Its clock architecture includes independent PLL, sub-clock oscillator (32.768 kHz), and dedicated 120-kHz IWDT oscillator. Peripheral clocks are decoupled: ICLK up to 120 MHz for CPU/QSPIX, PCLKA up to 120 MHz for MTU/RSPI/RIICHS, and PCLKB up to 60 MHz for most timers and A/D converters - enabling precise timing partitioning across subsystems.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv3 32-bit, 120 MHz max - delivers deterministic real-time execution with 113 instructions including DSP and floating-point ops. |
| FPU | Double-precision IEEE-754 compliant - enables high-accuracy math for motor control, sensor fusion, and digital power algorithms. |
| Flash Memory | 2 MB code flash with dual-bank structure - allows safe firmware updates without halting operation via background programming. |
| RAM | 384 KB SRAM (no wait states at 120 MHz) + 4 KB standby RAM - supports large real-time buffers and deep-software-standby retention. |
| Peripherals | 2× CAN FD-capable channels (32 mailboxes each), 1× USB 2.0 FS host/function, 1× SDHI (25 MB/s), 1× QSPIX - enables robust connectivity in industrial gateways. |
| Security | Trusted Secure IP (TSIP) with AES128/192/256, RSA, ECC, TRNG, SHA256 - meets IEC60730 Class B and secure boot requirements. |
| ADC | Two 12-bit S12AD units (8+12 channels), 0.48 µs conversion time - supports simultaneous sampling of multiple analog sensors with self-diagnostic capability. |
Pinout & Package
Package: PLQP0144KA-B (144-pin LQFP, 20 × 20 mm, 0.50-mm pitch). Pin count: 114 general-purpose I/Os with 5-V tolerance, open-drain capability, and programmable pull-up resistors.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / AVCC0 / AVCC1 | Power supply inputs | Separate analog/digital domains ensure noise immunity for ADC and RTC; 2.7–3.6 V operation enables single-supply design. |
| VBATT | Backup power input | Enables RTC and backup registers to retain state during main power loss - critical for energy meter timestamping and tamper logging. |
| XTAL / EXTAL | Main crystal oscillator terminals | Supports 8–24 MHz external resonator for precise system clock generation and IEC60730 oscillation-stoppage detection. |
| USB_DP / USB_DM | USB 2.0 full-speed differential pair | Integrated transceiver eliminates external PHY; supports host, device, and OTG modes with 2 KB on-chip buffer. |
| SD0_CMD / SD0_CLK / SD0_DAT[3:0] | SD host interface signals | Direct 4-bit SDIO/SD memory interface compliant with SD Physical Layer Spec v3.01 - enables local firmware storage and data logging. |
| CTSU_S0–S16 | Capacitive touch sensing inputs | Self- and mutual-capacitance modes support up to 64 keys - used for touch HMI in white goods and industrial panels. |
Key Features
| Feature | Design Value |
|---|---|
| IEC60730 Safety Support | Oscillation-stoppage detection, CRC-A, IWDTa windowing, A/D self-test, and register write protection - simplifies Class B certification for home appliances. |
| Dual-Bank Flash Architecture | Enables seamless firmware update: new image programmed into inactive bank while active bank continues execution - zero-downtime field upgrades. |
| Event Link Controller (ELC) | 99 internal event signals routed without CPU intervention - e.g., TPU capture triggers A/D conversion or PWM output enables GPIO toggle for precise timing-critical sequences. |
| TSIP Hardware Crypto Engine | Dedicated accelerator for AES256, SHA256, RSA-2048, and TRNG - offloads CPU, prevents key leakage, and meets FIPS 140-2 Level 1 requirements. |
| Low-Power Modes | Four modes including deep software standby (0.25 µA typical) with RTC + 4 KB RAM retention - extends battery life in portable and remote monitoring devices. |
Applications
| Industrial HMI Panel | Smart Energy Meter |
|---|---|
Use Scenario: Touch-enabled display interface with real-time data visualization, button feedback, and local configuration storage. IC Role / Device Role / Timing Role: Main application MCU managing CTSU touch input, SPI-driven LCD, SDHI for firmware updates, and USB for field service. Use Value: Integrated 17-channel CTSU eliminates external touch controller; dual-bank flash enables certified over-the-air updates without interrupting metering functions. |
Use Scenario: Residential electricity meter with tariff switching, tamper detection, and secure data logging over PLC or RF mesh. IC Role / Device Role / Timing Role: System-on-chip handling metrology ADC interface, RTC timestamping, TSIP-secured data encryption, and CAN/PLC communication stack. Use Value: On-chip 12-bit dual A/D with self-diagnostic meets IEC62053 accuracy; VBATT-backed RTC ensures accurate billing during power outages. |
| Connected Appliance Controller | Industrial Gateway Node |
Use Scenario: Wi-Fi/BLE-enabled washing machine controller with motor drive, water level sensing, and cloud connectivity. IC Role / Device Role / Timing Role: Real-time motion control MCU interfacing with MTU3a PWM outputs, S12AD for current sensing, and QSPIX for encrypted parameter storage. Use Value: Complementary PWM with dead-time compensation and automatic fault shutdown via POE3a protects inverter stages; TSIP secures OTA firmware payloads. |
Use Scenario: Edge node aggregating Modbus RTU, CAN bus, and analog sensor data before forwarding via Ethernet or cellular. IC Role / Device Role / Timing Role: Protocol translation hub using multiple SCI/RSPI peripherals, CAN modules, and SDHI for local buffering of telemetry bursts. Use Value: 13-channel SCI + 2× CAN + QSPIX + SDHI provides native multi-protocol bridging without external co-processors - reducing BOM and latency. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 32-bit industrial MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F566TEADFP#30 | Same RXv3 core, 100-pin LQFP, 1 MB flash, no SDHI or QSPIX, reduced peripheral count (1× CAN, 10× SCI). | Suitable for cost-sensitive motor control where SD/QSPIX not required; lacks RTC battery backup and TSIP crypto engine. | Select when footprint and BOM cost are prioritized over secure storage and high-speed connectivity. |
| R5F572MDHDFP#30 | RX72M series, 240 MHz, 4 MB flash, enhanced EtherCAT slave support, same 144-pin LQFP but different pinout and voltage rails. | Targeted at real-time industrial automation requiring deterministic Ethernet; higher power and thermal envelope than RX671. | Choose only if EtherCAT or >120 MHz deterministic processing is mandatory - not drop-in compatible. |
Compared with R5F5671CDGFM#30, the R5F566TEADFP#30 reduces security and connectivity to lower cost, while the R5F572MDHDFP#30 trades power efficiency and pin compatibility for higher performance and industrial Ethernet - making R5F5671CDGFM#30 the optimal balance for secure, connected, low-power edge nodes.
Availability
R5F5671CDGFM#30 is available at Aetrix Electronics and suitable for industrial HMI, smart metering, and connected appliance control requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for R5F5671CDGFM#30 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RX671 Group targets secure, real-time industrial and consumer applications - designed to deliver high performance, functional safety (IEC60730), and hardware-accelerated cryptography in compact packages.
FAQ
What is the maximum operating frequency and CoreMark score of the R5F5671CDGFM#30?
The R5F5671CDGFM#30 operates at a maximum frequency of 120 MHz and achieves 707 CoreMark - measured under standard conditions with the RXv3 core executing the EEMBC benchmark. This performance reflects its optimized pipeline, double-precision FPU, and zero-wait-state access to 384 KB SRAM at full speed. The R5F5671CDGFM#30 sustains this throughput across real-world workloads involving floating-point math, interrupt handling, and peripheral I/O.
Does the R5F5671CDGFM#30 support secure boot and cryptographic acceleration?
Yes, the R5F5671CDGFM#30 integrates Trusted Secure IP (TSIP) supporting AES128/192/256, SHA256, RSA-2048, ECC, and a true random number generator (TRNG). These accelerators enable secure boot verification, encrypted firmware updates, and runtime key protection - all without CPU overhead. The R5F5671CDGFM#30 uses TSIP to enforce secure boot policies and prevent unauthorized code execution.
What package type and pin count does the R5F5671CDGFM#30 use?
The R5F5671CDGFM#30 is housed in a PLQP0144KA-B package: a 144-pin LQFP measuring 20 × 20 mm with 0.50-mm pitch. It provides 114 general-purpose I/O pins, including 20 with 5-V tolerance, programmable pull-ups, and open-drain capability. This package matches the pinout defined in Renesas' RX671 Group datasheet Rev.1.20 and supports industrial temperature range (–40°C to +85°C).
Can the R5F5671CDGFM#30 operate from a single power supply and retain RTC during power loss?
Yes, the R5F5671CDGFM#30 operates from a single 2.7–3.6 V supply and retains RTC functionality during main power loss via the VBATT pin. When VCC drops, the backup domain (sub-clock oscillator, RTC, and 32-byte backup registers) switches to VBATT, enabling continuous timekeeping and tamper-event logging. This behavior is confirmed in the "Battery Backup Function" section of the R01DS0373EJ0120 datasheet.
Which communication interfaces are supported by the R5F5671CDGFM#30 for industrial connectivity?
The R5F5671CDGFM#30 supports CAN (2 channels, ISO11898-1 compliant, 32 mailboxes each), USB 2.0 Full-Speed (host/device/OTG), SD host interface (SDIO/SD memory), QSPIX (quad-SPI flash fetch), and up to 13 serial channels (SCI/SCIm/RSCI) with LIN and Manchester encoding. These interfaces enable direct integration into industrial networks without external protocol bridges - a key capability of the R5F5671CDGFM#30 in gateway and edge-control applications.
R5F5671CDGFM#30 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 64-LQFP
- Series:
- RX671
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RXv3
- Core Size:
- 32-Bit Single-Core
- Speed:
- 120MHz
- Connectivity:
- I2C, LINbus, QSPI, SCI, SPI, USB
- Peripherals:
- Capacitive Touch, DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 44
- Program Memory Size:
- 1.5MB (1.5M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 384K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 10x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F5671CDGFM#30 FAQ
1.How can I place an order for R5F5671CDGFM#30 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F5671CDGFM#30 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F5671CDGFM#30 reliable?
The price and inventory of R5F5671CDGFM#30 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F5671CDGFM#30 is usually 5 days.
3.What payment methods are accepted for R5F5671CDGFM#30?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F5671CDGFM#30 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F5671CDGFM#30?
R5F5671CDGFM#30 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F5671CDGFM#30 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F5671CDGFM#30?
For technical support, including R5F5671CDGFM#30 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F5671CDGFM#30 requirements.
6.How does Aetrix verify that R5F5671CDGFM#30 is sourced from the original manufacturer or authorized distributors?
All R5F5671CDGFM#30 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F5671CDGFM#30 meets industry standards.
7.What is the process for return or replacement of R5F5671CDGFM#30?
All R5F5671CDGFM#30 units undergo pre-shipment inspection (PSI). If there is an issue with R5F5671CDGFM#30, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F5671CDGFM#30 part is unused and in its original packaging.
Return procedure for R5F5671CDGFM#30:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F5671CDGFM#30 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

