My Inquiry
My Account
Renesas R5F5671CDGLE#20
- Part No.:
- R5F5671CDGLE#20
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 145-TFLGA
- Datasheet:
-
R5F5671CDGLE#20.pdf
- Description:
- IC MCU 32BIT 1.5MB FLSH 145TFLGA
- Quantity:
- Payment:
- Shipping:
Inventory:2,204
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F5671CDGLE#20 from Renesas is a 32-bit RXv3 microcontroller operating at up to 120 MHz, featuring double-precision IEEE-754 FPU, 2 MB on-chip code flash with dual-bank support, 384 KB SRAM, and integrated CAN, USB 2.0 FS, SD host interface, QSPIX, and capacitive touch sensing - deployed in industrial HMI, smart metering, and secure IoT edge nodes.
For engineers reviewing the R5F5671CDGLE#20 datasheet, R5F5671CDGLE#20 pinout, R5F5671CDGLE#20 application, or R5F5671CDGLE#20 equivalent, key selection criteria include its 120-MHz real-time performance (707 CoreMark), hardware-accelerated TSIP encryption (AES256/ECC/SHA256), 12-bit dual A/D converters with self-diagnostic capability, and 114 GPIOs with 5-V tolerance - all within a 145-pin TFLGA package (7 × 7 mm, 0.50-mm pitch).
Technical Context
The R5F5671CDGLE#20 implements the RXv3 CPU core with 113 instructions, 16 general-purpose 32-bit registers, and double-precision FPU coprocessor supporting 21 dedicated instructions. It integrates memory protection unit (MPU) with eight configurable regions and supports little-endian or big-endian data arrangement.
Its clock system combines external crystal (8–24 MHz), sub-clock (32.768 kHz), and internal oscillators (LOCO/HOCO/IWDT-dedicated), enabling independent domain clocks: ICLK up to 120 MHz for CPU, PCLKA up to 120 MHz for MTU/RSPI/SCIm, PCLKB up to 60 MHz for most peripherals, and ADCLK up to 60 MHz for both S12AD units - ensuring precise timing isolation across mixed-criticality subsystems.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv3 32-bit, 120 MHz max - enables deterministic real-time control with 1-cycle instruction execution and 707 CoreMark performance |
| FPU | Double-precision IEEE-754 - supports high-accuracy sensor fusion, motor control algorithms, and floating-point math without software emulation |
| Flash Memory | 2 MB code flash with dual-bank structure - allows safe firmware updates via background programming while executing from alternate bank |
| SRAM | 384 KB on-chip SRAM, zero-wait-state at 120 MHz - eliminates cache coherency overhead for time-critical ISR and buffer handling |
| A/D Converter | Dual 12-bit S12AD (8 + 12 channels), 0.48 µs conversion - delivers synchronized sampling for multi-sensor monitoring with built-in disconnection detection |
| Security | Trusted Secure IP (TSIP) with AES256/ECC/SHA256/TRNG - provides hardware-rooted cryptographic services compliant with IEC60730 Class B |
| Package | TFLGA-145 (7 × 7 mm, 0.50-mm pitch) - supports high-density PCB layout with 113 GPIOs, 20 of which are 5-V tolerant |
Pinout & Package
Package: TFLGA-145 (PTLG0145KB-A), 7 × 7 mm body, 0.50-mm pitch, 145-terminal land grid array with exposed thermal pad.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / AVCC0 / AVCC1 | Core & analog power supply | Single 2.7–3.6 V supply powers digital logic and dual ADC domains; decoupling required per datasheet layout guidelines |
| VBATT | Backup power input | Enables RTC and backup registers to retain state during main power loss - critical for energy meter timestamping and tamper logging |
| XTAL / EXTAL | Main clock oscillator terminals | Supports 8–24 MHz crystal for high-accuracy system timing; optional external clock input up to 30 MHz |
| RTCIN / RTCOUT | Sub-clock oscillator terminals | Connects 32.768 kHz crystal for battery-backed real-time clock with leap-year and error-adjustment functions |
| USB_DP / USB_DM | USB 2.0 full-speed differential pair | Integrated transceiver supports host/function/OTG modes without external PHY - reduces BOM cost for embedded USB peripherals |
| TXD0 / RXD0 | SCI channel 0 serial interface | Asynchronous UART interface with programmable baud rate generator - used for debug console, bootloader, or field service communication |
| CTSU00–CTSU16 | Capacitive touch sensing inputs | 17 dedicated pins support self-capacitance (17 keys) or mutual-capacitance matrix (64 keys) - enables robust touch HMI without external controller |
| TSIP_CLK / TSIP_DAT / TSIP_EN | Trusted Secure IP control signals | Hardware-managed crypto engine interface - offloads AES/ECC operations from CPU, preserving deterministic latency for safety-critical tasks |
Key Features
| Feature | Design Value |
|---|---|
| Event Link Controller (ELC) | 99 internal event signals routed without CPU intervention - enables hardware-synchronized PWM generation, ADC triggering, and GPIO toggling for jitter-free timing |
| MTU3a Timer Unit | 9-channel multifunction timer with complementary PWM, dead-time insertion, and 3-phase inverter control - supports motor drive applications with automatic waveform alignment |
| SD Host Interface (SDHI) | 1-channel SDIO/SD memory controller supporting 4-bit bus and high-speed mode (25 MB/s) - enables local data logging and firmware storage without external NAND controller |
| QSPIX Interface | Quad-SPI memory interface with 8/16/24/32-bit address width - allows direct XIP execution from external serial flash, reducing boot time and memory footprint |
| IEC60730 Compliance Support | Oscillation-stop detection, CRC-A, IWDTa, A/D self-test, and register write protection - satisfies Class B functional safety requirements for household appliances and industrial controls |
Applications
| Industrial HMI Panel | Smart Energy Meter |
|---|---|
Use Scenario: Touch-enabled display panel with real-time data visualization, button feedback, and local configuration storage. IC Role / Device Role / Timing Role: Main application processor managing CTSU touch input, SSIE audio output, USB device interface, and SDHI-based firmware update partition. Use Value: Integrated 17-key capacitive touch sensing eliminates external controller; dual 12-bit A/D monitors auxiliary sensors; TSIP secures OTA update integrity. | Use Scenario: Revenue-grade electricity meter with time-of-use billing, tamper detection, and remote communication via CAN or USB. IC Role / Device Role / Timing Role: System-on-chip controller handling RTC timestamping, metrology ADC sampling, CAN protocol stack, and secure key management for tariff encryption. Use Value: Battery-backed RTC maintains accurate time across power outages; MPU enforces separation between metrology and communication firmware; TSIP prevents unauthorized firmware modification. |
| Secure IoT Gateway | Motor Control Edge Node |
Use Scenario: Low-power gateway aggregating sensor data from Modbus/RS485 networks and forwarding via USB or SD card to cloud-connected host. IC Role / Device Role / Timing Role: Central hub MCU running RTOS, managing multiple SCI/RSPI interfaces, performing TLS handshake acceleration via TSIP, and buffering logs in SDHI. Use Value: Hardware crypto engine accelerates SHA256/AES256 for TLS 1.2; 2 MB flash stores dual firmware images; 114 GPIOs support flexible peripheral expansion. | Use Scenario: Brushless DC motor driver with position sensing, current feedback, and field-oriented control (FOC) loop execution. IC Role / Device Role / Timing Role: Real-time motion controller using MTU3a for 3-phase PWM generation, TPUa for encoder input capture, and S12AD for current sensing with <0.5 µs latency. Use Value: Complementary PWM with programmable dead time prevents shoot-through; ELC synchronizes ADC triggers to PWM edges; FPU executes FOC math in <10 µs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 32-bit industrial MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F5671EHGLF#30 | Same RX671 Group, 144-pin LFQFP package (20 × 20 mm), 113 GPIOs, identical core/peripherals but different pinout and thermal characteristics | Better suited for legacy through-hole or larger PCB footprints where TFLGA reflow is not available | Select when mechanical compatibility with existing 144-pin QFP layouts is required; verify thermal derating for same ambient conditions |
| R5F566TEADFP#30 | RX66T Group, 100-pin LQFP, 160 MHz CPU, no TSIP, reduced flash (1 MB), no SDHI or QSPIX, but enhanced MTU3b with 12 PWM channels | Optimized for high-speed motor control only - lacks security, USB, SD, and touch features of R5F5671CDGLE#20 | Choose for cost-sensitive BLDC/PMSM drives where crypto, connectivity, and HMI are handled externally |
Compared with R5F5671EHGLF#30, the R5F5671CDGLE#20 offers superior board-level integration density and thermal performance in TFLGA, while R5F566TEADFP#30 trades security and connectivity for higher PWM channel count and CPU speed - making it suitable only for dedicated motor control without system-level security or user interface requirements.
Availability
R5F5671CDGLE#20 is available at Aetrix Electronics and suitable for industrial HMI, smart metering, and secure IoT edge nodes requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for R5F5671CDGLE#20 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader delivering trusted embedded solutions for automotive, industrial, infrastructure, and IoT applications.
The RX671 Group, including the R5F5671CDGLE#20, is designed for secure, real-time industrial control systems demanding high computational throughput, hardware cryptography, and rich peripheral integration - especially where functional safety (IEC60730) and human-machine interaction are essential.
FAQ
What is the maximum operating frequency and CoreMark score of the R5F5671CDGLE#20?
The R5F5671CDGLE#20 operates at a maximum frequency of 120 MHz and achieves 707 CoreMark performance. This benchmark reflects its RXv3 CPU core efficiency with double-precision FPU, optimized instruction set, and zero-wait-state access to 384 KB SRAM. The R5F5671CDGLE#20 sustains this performance under full peripheral load with proper power and thermal design per Renesas Application Note R01AN4027.
Does the R5F5671CDGLE#20 support hardware cryptographic acceleration?
Yes, the R5F5671CDGLE#20 integrates Trusted Secure IP (TSIP) with hardware-accelerated AES128/192/256, TDES, ECC, SHA1/224/256, MD5, GHASH, and TRNG. These functions are accessible via dedicated registers and require no software library overhead. The R5F5671CDGLE#20 uses TSIP to meet IEC60730 Class B compliance for secure boot and firmware validation.
What package type and pin count does the R5F5671CDGLE#20 use?
The R5F5671CDGLE#20 uses a 145-pin TFLGA package (PTLG0145KB-A), measuring 7 × 7 mm with 0.50-mm pitch and an exposed thermal pad. It provides 113 GPIOs, 20 of which are 5-V tolerant. This package enables high I/O density and improved thermal dissipation over QFP alternatives - critical for compact industrial controllers where the R5F5671CDGLE#20 is commonly deployed.
Can the R5F5671CDGLE#20 execute code directly from external serial flash memory?
Yes, the R5F5671CDGLE#20 supports Execute-in-Place (XIP) from external flash via its QSPIX interface. The QSPIX module supports extended SPI, dual-SPI, and quad-SPI protocols with selectable address widths (8/16/24/32 bits). This allows the R5F5671CDGLE#20 to boot and run application code directly from serial flash, reducing reliance on internal flash and enabling flexible firmware partitioning.
What real-time clock and backup capabilities does the R5F5671CDGLE#20 provide?
The R5F5671CDGLE#20 includes a battery-backed RTC with 32-bit binary or calendar mode, leap-year correction, and time-capture on external events. When powered via VBATT, it retains RTC operation and 4 KB standby RAM. The RTC runs from a 32.768 kHz sub-clock oscillator and supports alarm, periodic, and carry interrupts - making the R5F5671CDGLE#20 suitable for energy meters and data loggers requiring precise timestamping across power cycles.
R5F5671CDGLE#20 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 145-TFLGA
- Series:
- RX671
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RXv3
- Core Size:
- 32-Bit Single-Core
- Speed:
- 120MHz
- Connectivity:
- CANbus, I2C, LINbus, QSPI, SCI, SPI, USB
- Peripherals:
- Capacitive Touch, DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 111
- Program Memory Size:
- 1.5MB (1.5M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 384K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 20x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F5671CDGLE#20 FAQ
1.How can I place an order for R5F5671CDGLE#20 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F5671CDGLE#20 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F5671CDGLE#20 reliable?
The price and inventory of R5F5671CDGLE#20 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F5671CDGLE#20 is usually 5 days.
3.What payment methods are accepted for R5F5671CDGLE#20?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F5671CDGLE#20 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F5671CDGLE#20?
R5F5671CDGLE#20 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F5671CDGLE#20 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F5671CDGLE#20?
For technical support, including R5F5671CDGLE#20 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F5671CDGLE#20 requirements.
6.How does Aetrix verify that R5F5671CDGLE#20 is sourced from the original manufacturer or authorized distributors?
All R5F5671CDGLE#20 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F5671CDGLE#20 meets industry standards.
7.What is the process for return or replacement of R5F5671CDGLE#20?
All R5F5671CDGLE#20 units undergo pre-shipment inspection (PSI). If there is an issue with R5F5671CDGLE#20, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F5671CDGLE#20 part is unused and in its original packaging.
Return procedure for R5F5671CDGLE#20:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F5671CDGLE#20 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
