My Inquiry
My Account
Renesas R5F5671CDGLK#20
- Part No.:
- R5F5671CDGLK#20
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 145-TFLGA
- Datasheet:
-
R5F5671CDGLK#20.pdf
- Description:
- IC MCU 32BIT 1.5MB FLSH 145TFLGA
- Quantity:
- Payment:
- Shipping:
Inventory:1,614
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F5671CDGLK#20 from Renesas is a 32-bit RXv3 microcontroller operating at up to 120 MHz, featuring double-precision IEEE-754 FPU, 2 MB on-chip code flash with dual-bank support, 384 KB SRAM, and integrated CAN, USB 2.0 FS, SD host interface, and capacitive touch sensing - deployed in industrial HMI and smart metering systems requiring secure real-time control.
For engineers reviewing the R5F5671CDGLK#20 datasheet, R5F5671CDGLK#20 pinout, R5F5671CDGLK#20 application, or R5F5671CDGLK#20 equivalent, key selection criteria include its 145-pin TFLGA (0.65-mm pitch) package, -40°C to +105°C G-grade temperature range, TSIP-based AES256/SHA256 encryption, and IEC60730-compliant self-diagnostic features for functional safety-critical firmware.
Technical Context
The R5F5671CDGLK#20 implements the RXv3 CPU core with collective register bank save, memory protection unit (MPU), and JTAG/FINE debug interfaces. Its clock system integrates PLL, sub-clock oscillator (32.768 kHz), and dedicated 120-kHz IWDT oscillator - enabling independent timing domains for ICLK (120 MHz), PCLKA (120 MHz), and PCLKB (60 MHz) to optimize peripheral performance.
It supports concurrent high-bandwidth data movement via DMACAb (8 channels), EXDMACa (2 channels), and DTCb (1 channel), while its event link controller (ELC) enables hardware-triggered timer-to-A/D or GPIO-to-peripheral interoperation without CPU intervention - critical for deterministic real-time response in motor control and power conversion applications.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv3 32-bit, 120 MHz max - delivers 707 CoreMark; supports double-precision FPU per IEEE-754 for embedded math-intensive tasks. |
| Memory | 2 MB code flash (dual-bank, BGO programming), 8 KB data flash (100k erase cycles), 384 KB SRAM (no-wait @120 MHz), 4 KB standby RAM. |
| Operating Voltage | 2.7–3.6 V supply; VBATT backup enables RTC and registers during main power loss - essential for energy meter timekeeping. |
| Temperature Range | -40°C to +105°C (G-version) - qualified for under-hood automotive and industrial ambient environments. |
| Security | Trusted Secure IP (TSIP): AES128/192/256, SHA256, TRNG, ECC, and key protection - meets IEC60730 Class B software safety requirements. |
| Peripherals | 2× CAN FD-capable channels (32 mailboxes), 1× USB 2.0 FS host/function/OTG, 1× SDHI (25 MB/s), QSPIX (fetch from serial flash), CTSU (64-key mutual capacitance). |
| ADC & Timers | Two 12-bit S12AD units (8+12 ch), 25+ extended timers including MTU3a (9-channel PWM w/ dead-time control) and TPUa (6-channel pulse I/O). |
Pinout & Package
Package: PTBG0145JC-A - 145-pin TFLGA, 9 mm × 9 mm, 0.65 mm pitch, 0.75 mm height, RoHS-compliant, G-grade (-40°C to +105°C).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, AVCC0, AVCC1 | Power supply inputs | Separate analog/digital rails enable noise isolation for ADC and high-speed digital logic. |
| VBATT | Backup power input | Supplies RTC and backup registers during main power failure - retains time/date and configuration across brownouts. |
| XTAL/EXTAL | Main crystal oscillator terminals | Supports 8–24 MHz external resonator; paired with internal PLL for stable 120 MHz ICLK generation. |
| RTCIN/RTCOUT | Sub-clock oscillator terminals | Connects 32.768 kHz crystal for battery-backed real-time clock operation with ±3 ppm accuracy. |
| USB_DP/USB_DM | USB 2.0 full-speed differential pair | Integrated transceiver eliminates external PHY; supports host, device, and OTG modes with 2 KB on-chip buffer. |
| SDIO0_* (CMD, CLK, DAT0–DAT3) | SD host interface signals | Direct connection to SD/SDIO cards; supports 4-bit bus, high-speed mode (25 MB/s), CRC7/CRC16 error checking. |
| CTSU_RX0–RX16 | Capacitive touch sense inputs | 17 dedicated pins for self-capacitance (17 keys) or mutual-capacitance matrix (up to 64 keys) - no external components required. |
Key Features
| Feature | Design Value |
|---|---|
| Dual-bank flash architecture | Enables seamless firmware updates: one bank executes while the other is reprogrammed - zero downtime in field-deployed devices. |
| IEC60730-compliant diagnostics | Includes oscillation-stop detection, CRC-accelerated memory checks, A/D self-test, and register write protection - reduces certification effort for Class B safety applications. |
| Event Link Controller (ELC) | Hardware routing of 99 internal events (e.g., timer overflow → A/D trigger → DMA transfer) eliminates CPU polling and interrupt latency. |
| MTU3a advanced PWM | Generates non-overlapping complementary PWM with programmable dead time, 3-phase inverter control, and synchronous update - ideal for BLDC motor drives. |
| TSIP cryptographic engine | Offloads AES256/SHA256/ECDSA operations from CPU; prevents key extraction via side-channel attacks - critical for secure boot and OTA updates. |
Applications
| Industrial HMI Panel | Smart Energy Meter |
|---|---|
Use Scenario: Touch-enabled display with real-time energy monitoring, tariff switching, and tamper detection. IC Role / Device Role / Timing Role: Main application MCU handling GUI rendering, capacitive touch decoding, SD card logging, and secure communication via CAN/USB. Use Value: Integrated CTSU supports 64-key matrix without external ICs; TSIP ensures firmware integrity and encrypted data upload to utility backend. |
Use Scenario: Revenue-grade meter with metrology, time-of-use billing, anti-tamper alerts, and remote firmware updates. IC Role / Device Role / Timing Role: System controller managing metrology ADC sampling, RTC calendar, SDHI data storage, and secure OTA via USB or CAN. Use Value: Dual-bank flash enables safe field updates; backup domain (VBATT + RTCIN) maintains accurate time stamping during power outages. |
| Automotive Body Control Module | Home Appliance Motor Drive |
Use Scenario: Gateway for LIN/UART sensors, LED lighting control, and diagnostic over CAN. IC Role / Device Role / Timing Role: Central node translating LIN commands to CAN messages, driving RGB LEDs, and executing UDS diagnostics. Use Value: 2× CAN channels with 32 mailboxes handle multiple ECUs; 145-pin package provides ample GPIO for discrete I/O expansion. |
Use Scenario: Inverter control for variable-speed compressors or washing machine drum motors. IC Role / Device Role / Timing Role: Real-time motor controller generating precise 3-phase PWM, sampling current/voltage, and managing thermal protection. Use Value: MTU3a's complementary PWM with hardware dead-time insertion and synchronous update ensures safe gate drive sequencing. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 32-bit MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F5671EHGLK#20 | Same RX671 Group, identical pinout and peripherals, but with 1.5 MB flash and 256 KB SRAM - lower memory density. | Suitable for cost-sensitive designs where 2 MB flash and 384 KB SRAM are not required. | Select when firmware size and RAM usage remain below 1.5 MB/256 KB thresholds to reduce BOM cost. |
| R5F566TEADFP#30 | RX66T Group part: 160 MHz CPU, 1 MB flash, 192 KB SRAM, optimized for motor control with 3× MTU3 units and enhanced PWM resolution. | Better suited for high-performance servo drives requiring >120 MHz timing precision and triple timer redundancy. | Choose for applications demanding higher PWM update rates or tighter current-loop timing than R5F5671CDGLK#20 supports. |
Compared with R5F5671EHGLK#20, the R5F5671CDGLK#20 offers 512 KB more flash and 128 KB more SRAM for complex GUI or secure boot stacks; versus R5F566TEADFP#30, it trades peak motor-control timing capability for broader peripheral integration (USB, SDHI, CTSU) and stronger security (TSIP vs. basic AES).
Availability
R5F5671CDGLK#20 is available at Aetrix Electronics and suitable for industrial HMI, smart energy metering, automotive body electronics, and home appliance motor control requiring stable component supply across long-lifecycle production programs.
Supply support for R5F5671CDGLK#20 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader specializing in microcontrollers, analog, and power solutions for industrial, automotive, and IoT markets.
The RX671 Group targets high-integrity embedded applications needing functional safety, rich connectivity, and human interface capabilities - designed specifically for IEC60730-compliant appliances, smart meters, and industrial HMIs.
FAQ
What is the maximum operating frequency and CoreMark score of the R5F5671CDGLK#20?
The R5F5671CDGLK#20 operates at a maximum frequency of 120 MHz and achieves 707 CoreMark points under benchmark conditions. This performance stems from its RXv3 CPU core with dual-issue pipeline, on-chip 8 KB ROM cache, and zero-wait-state access to 384 KB SRAM - enabling deterministic execution for real-time control loops in the R5F5671CDGLK#20.
Does the R5F5671CDGLK#20 support secure firmware updates and cryptographic acceleration?
Yes, the R5F5671CDGLK#20 integrates Trusted Secure IP (TSIP) with hardware-accelerated AES128/192/256, SHA256, ECC, and TRNG. It supports secure boot verification and authenticated firmware updates via its dual-bank flash - allowing background programming of one bank while executing from the other, a key capability for field-upgradable devices using the R5F5671CDGLK#20.
What package type and pin count does the R5F5671CDGLK#20 use?
The R5F5671CDGLK#20 uses a PTBG0145JC-A package: a 145-pin TFLGA with 9 mm × 9 mm footprint and 0.65 mm pitch. It provides 111 general-purpose I/O pins, 20 of which are 5-V tolerant, and supports all RX671 Group peripherals including USB, SDHI, CAN, and CTSU - matching the mechanical and thermal requirements of space-constrained industrial designs using the R5F5671CDGLK#20.
How does the R5F5671CDGLK#20 meet IEC60730 Class B safety requirements?
The R5F5671CDGLK#20 includes dedicated hardware features for IEC60730 compliance: oscillation-stop detection, CRC-accelerated memory tests, A/D converter self-diagnosis, register write protection, and voltage-monitoring reset circuits. These are documented in Renesas' Functional Safety Manual for the RX671 Group - enabling certified implementations of safety-critical functions without external supervision in the R5F5671CDGLK#20.
Can the R5F5671CDGLK#20 directly interface with SD cards and serial flash memory?
Yes, the R5F5671CDGLK#20 integrates a full SD host interface (SDHI) supporting 1-/4-bit buses and high-speed mode (25 MB/s), plus a Quad-SPI memory interface (QSPIX) for direct code execution from external serial flash. Both interfaces include hardware CRC, DMA support, and error reporting - eliminating external controllers and simplifying BOM for data-logging and firmware storage in the R5F5671CDGLK#20.
R5F5671CDGLK#20 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 145-TFLGA
- Series:
- RX671
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RXv3
- Core Size:
- 32-Bit Single-Core
- Speed:
- 120MHz
- Connectivity:
- CANbus, I2C, LINbus, QSPI, SCI, SPI, USB
- Peripherals:
- Capacitive Touch, DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 113
- Program Memory Size:
- 1.5MB (1.5M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 384K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 20x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F5671CDGLK#20 FAQ
1.How can I place an order for R5F5671CDGLK#20 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F5671CDGLK#20 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F5671CDGLK#20 reliable?
The price and inventory of R5F5671CDGLK#20 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F5671CDGLK#20 is usually 5 days.
3.What payment methods are accepted for R5F5671CDGLK#20?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F5671CDGLK#20 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F5671CDGLK#20?
R5F5671CDGLK#20 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F5671CDGLK#20 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F5671CDGLK#20?
For technical support, including R5F5671CDGLK#20 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F5671CDGLK#20 requirements.
6.How does Aetrix verify that R5F5671CDGLK#20 is sourced from the original manufacturer or authorized distributors?
All R5F5671CDGLK#20 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F5671CDGLK#20 meets industry standards.
7.What is the process for return or replacement of R5F5671CDGLK#20?
All R5F5671CDGLK#20 units undergo pre-shipment inspection (PSI). If there is an issue with R5F5671CDGLK#20, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F5671CDGLK#20 part is unused and in its original packaging.
Return procedure for R5F5671CDGLK#20:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F5671CDGLK#20 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
