My Inquiry
My Account
Renesas R5F5671CHDFB#10
- Part No.:
- R5F5671CHDFB#10
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 144-LQFP
- Datasheet:
-
R5F5671CHDFB#10.pdf
- Description:
- IC MCU 32BIT 1.5MB FLASH 144LQFP
- Quantity:
- Payment:
- Shipping:
Inventory:3,769
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F5671CHDFB#10 from Renesas is a 32-bit RXv3 microcontroller operating at up to 120 MHz, featuring double-precision IEEE-754 FPU, 2 MB on-chip code flash with dual-bank support, 384 KB SRAM, and integrated CAN, USB 2.0 FS, SD host interface, QSPIX, and capacitive touch sensing - deployed in industrial HMI and smart metering systems requiring real-time control, secure firmware updates, and low-power operation.
For engineers reviewing the R5F5671CHDFB#10 datasheet, R5F5671CHDFB#10 pinout, R5F5671CHDFB#10 application, or R5F5671CHDFB#10 equivalent, this page delivers verified specifications, package mapping to PLQP0144KA-B (144-pin LFQFP), validated pin functions, IEC60730-compliant safety features, and two confirmed alternative MCUs with documented functional and packaging differences.
Technical Context
The R5F5671CHDFB#10 implements the RXv3 CPU core with 113 instructions, 16 general-purpose 32-bit registers, and dual-precision FPU supporting 21 floating-point instructions. It integrates a memory protection unit (MPU) with eight configurable regions and supports little-endian or big-endian data arrangement.
Its clock system combines external crystal (8–24 MHz), sub-clock (32.768 kHz), and internal oscillators (LOCO at 240 kHz, HOCO at 16/18/20 MHz), feeding independent domain clocks: ICLK up to 120 MHz for CPU/QSPIX, PCLKA up to 120 MHz for MTU/RSPI, and PCLKB up to 60 MHz for most peripherals including A/D converters.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv3 32-bit, 120 MHz max - enables deterministic real-time execution of complex control algorithms and cryptographic operations. |
| Flash Memory | 2 MB code flash with dual-bank structure - allows safe firmware updates without halting application execution. |
| SRAM | 384 KB on-chip SRAM, zero-wait-state access at 120 MHz - supports large real-time buffers and stack-intensive RTOS environments. |
| A/D Converter | Two 12-bit S12AD units (8 + 12 channels), 0.48 µs conversion time - provides high-speed analog acquisition for sensor fusion and power monitoring. |
| Security | Trusted Secure IP (TSIP) with AES128/192/256, RSA, ECC, TRNG, and SHA256 - meets IEC60730 Class B and secure boot requirements. |
| Package | PLQP0144KA-B, 144-pin LFQFP, 20 × 20 mm, 0.50-mm pitch - compatible with standard surface-mount assembly and industrial thermal profiles. |
| Operating Temp | –40°C to +85°C (D-version) - qualified for extended industrial ambient conditions without derating. |
| Power Supply | Single 2.7–3.6 V supply - simplifies power design and enables direct connection to Li-ion or 3.3 V rail systems. |
Pinout & Package
Package: PLQP0144KA-B, 144-pin Low-Profile Quad Flat Package (LFQFP), 20 × 20 mm body, 0.50 mm pitch, exposed thermal pad (non-electrical).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, AVCC0, AVCC1 | Core & analog power supply | Three independent 2.7–3.6 V inputs - decoupling required per datasheet layout guidelines to ensure ADC accuracy and noise immunity. |
| VSS, AVSS0, AVSS1 | Digital & analog ground | Separate ground planes recommended - prevents coupling between digital switching noise and precision analog measurements. |
| XTAL, EXTAL | Main crystal oscillator input/output | Supports 8–24 MHz external crystal - used for high-accuracy system clock generation and USB timing compliance. |
| RTC_XIN, RTC_XOUT | Sub-clock oscillator terminals | Connects to 32.768 kHz crystal - enables battery-backed RTC operation and ultra-low-power wake-up capability. |
| VBATT | Backup power supply | Accepts 1.8–3.6 V backup source - maintains RTC, backup registers, and tamper detection during main power loss. |
| RESET | Active-low reset input | Asynchronous hardware reset - initiates full system initialization and clears all registers and memory states. |
| MD0, MD1 | Mode selection pins | Configure boot mode (SCI/USB/FINE) and memory mapping at power-on - critical for production programming and debug access. |
| IRQ0–IRQ15 | External interrupt inputs | 16 dedicated edge-triggered pins - enable fast response to safety-critical events like overcurrent or emergency stop signals. |
Key Features
| Feature | Design Value |
|---|---|
| Dual-bank flash architecture | Enables seamless firmware updates by executing from one bank while reprogramming the other - eliminates downtime in field-deployed devices. |
| IEC60730-compliant safety suite | Includes oscillation-stop detection, CRC-accelerated self-test, IWDT windowing, and register write protection - reduces certification effort for household appliances and industrial controls. |
| Capacitive touch sensing (CTSU) | Supports 17 self-capacitance keys or 64 mutual-capacitance keys - enables robust, waterproof HMI designs without mechanical buttons. |
| SD host interface (SDHI) | Full-speed SD/SDIO support (25 MB/s) with 1-/4-bit bus and CRC16 error checking - allows local data logging and firmware storage on removable media. |
| QSPIX serial flash interface | Quad-SPI, dual-SPI, and extended SPI protocols - accelerates boot time and enables XIP (execute-in-place) from external flash memory. |
| Event Link Controller (ELC) | 99 internal event signals routed without CPU intervention - reduces latency and CPU load for time-critical peripheral coordination (e.g., PWM-triggered ADC sampling). |
Applications
| Industrial HMI Panel | Smart Electricity Meter |
|---|---|
|
Use Scenario: Touch-enabled display panel with real-time energy visualization, tariff switching, and remote firmware update via SD card or USB. IC Role / Device Role / Timing Role: Main application processor handling GUI rendering, secure OTA updates, capacitive touch decoding, and SDHI-based local storage. Use Value: Dual-bank flash ensures zero-downtime updates; TSIP secures firmware integrity; CTSU enables reliable touch operation in humid environments. |
Use Scenario: Revenue-grade meter with metrology IC interface, tamper detection, encrypted data logging, and PLC/GPRS communication. IC Role / Device Role / Timing Role: System controller managing time-stamped data capture, AES-encrypted storage in data flash, RTC-based billing intervals, and CAN/SCI communication stacks. Use Value: 12-bit dual A/D units acquire metrology sensor data; backup RAM and VBATT preserve billing counters during power loss; IEC60730 features satisfy utility certification. |
| Home Energy Gateway | Factory Automation Edge Node |
|
Use Scenario: Multi-protocol gateway aggregating Zigbee/Z-Wave sensors, communicating with cloud via Ethernet/Wi-Fi, and controlling HVAC loads. IC Role / Device Role / Timing Role: Protocol translation hub using USB host for dongles, CAN for legacy building systems, and RSPI/QSPIX for secure firmware and configuration storage. Use Value: USB 2.0 FS host supports plug-and-play dongles; QSPIX fetches encrypted configuration blobs; TSIP validates signed firmware before execution. |
Use Scenario: Compact PLC I/O module with analog/digital inputs, PWM motor control, CAN bus diagnostics, and real-time motion profiling. IC Role / Device Role / Timing Role: Real-time motion controller synchronizing MTU3a PWM outputs, TPUa encoder inputs, and S12AD current/voltage feedback with sub-microsecond jitter. Use Value: 120 MHz CPU + ELC enables deterministic 100 µs control loops; 32-bit CMTW timers provide precise dead-time compensation; 5-V tolerant I/O interfaces legacy 24 V sensors. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 32-bit industrial MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F5670EHDFB#10 | Same RX671 family, 1.5 MB flash, 256 KB SRAM, identical pinout (PLQP0144KA-B), same peripherals except reduced CAN mailboxes (16 vs. 32) and no SDHI. | Suitable for cost-sensitive industrial controllers where SD card logging is unnecessary and firmware size <1.5 MB. | Select when flash/SRAM headroom and SDHI are not required - offers lower BOM cost with identical footprint and software compatibility. |
| R5F566TEHDFB#10 | RX66T family, 160 MHz CPU, 1 MB flash, 192 KB SRAM, optimized for motor control (3-channel MTU3b, 3-phase PWM), lacks TSIP, SDHI, and CTSU. | Targeted at servo drives and inverters requiring higher PWM resolution and faster computation, but no security or HMI features. | Choose for high-performance motor control where cryptographic security and touch UI are irrelevant - requires PCB redesign due to different pinout and package (PLQP0144KB-B). |
Compared with R5F5671CHDFB#10, R5F5670EHDFB#10 trades flash capacity and SDHI for cost savings while maintaining pin and software compatibility, whereas R5F566TEHDFB#10 shifts focus to motor control performance at the expense of security, HMI, and storage interfaces - necessitating hardware and firmware adaptation.
Availability
R5F5671CHDFB#10 is available at Aetrix Electronics and suitable for industrial HMI, smart metering, home energy gateways, and factory automation edge nodes requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for R5F5671CHDFB#10 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RX671 Group is designed for secure, real-time industrial applications demanding high computational throughput, functional safety compliance, and rich connectivity - targeting smart meters, HMI panels, and gateway devices.
FAQ
What is the maximum operating frequency and CPU architecture of the R5F5671CHDFB#10?
The R5F5671CHDFB#10 operates at a maximum frequency of 120 MHz using the 32-bit RXv3 CPU core. It supports double-precision IEEE-754 floating-point arithmetic, 113 instructions, and a 16-register general-purpose set. This architecture delivers 707 CoreMark performance and enables deterministic real-time execution in applications such as motor control and secure firmware validation - all within the R5F5671CHDFB#10's thermal and power envelope.
Does the R5F5671CHDFB#10 support secure boot and cryptographic acceleration?
Yes, the R5F5671CHDFB#10 integrates Trusted Secure IP (TSIP) with hardware-accelerated AES128/192/256, RSA, ECC, SHA256, MD5, and a true random number generator (TRNG). These features enable secure boot, encrypted firmware updates, and runtime key protection - satisfying IEC60730 Class B requirements. The R5F5671CHDFB#10's TSIP is accessible via dedicated API libraries and requires no external crypto co-processor.
What package type and pin count does the R5F5671CHDFB#10 use?
The R5F5671CHDFB#10 uses the PLQP0144KA-B package: a 144-pin Low-Profile Quad Flat Package measuring 20 × 20 mm with 0.50 mm pitch and an exposed thermal pad. This package supports 113 general-purpose I/O pins (20 of which are 5-V tolerant), and is fully compatible with standard reflow profiles for industrial PCB assembly - matching the footprint of other RX671 variants like R5F5670EHDFB#10.
Can the R5F5671CHDFB#10 execute code directly from external serial flash memory?
Yes, the R5F5671CHDFB#10 includes the QSPIX interface, which supports quad-SPI, dual-SPI, and extended SPI protocols for high-speed fetching from external serial flash. With QSPIX, the R5F5671CHDFB#10 can execute code in-place (XIP) at up to 120 MHz ICLK, enabling fast boot times and flexible memory expansion beyond its 2 MB on-chip flash - ideal for applications requiring field-upgradable firmware images.
What low-power modes and backup capabilities does the R5F5671CHDFB#10 offer?
The R5F5671CHDFB#10 supports four low-power modes - Sleep, All-module Clock Stop, Software Standby, and Deep Software Standby - with current consumption as low as 0.25 µA in deep standby. It also provides battery-backed RTC, 4 KB standby RAM, and backup registers powered via VBATT (1.8–3.6 V), ensuring timekeeping and state retention during main power loss - a key requirement for smart meters and battery-operated gateways using the R5F5671CHDFB#10.
R5F5671CHDFB#10 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 144-LQFP
- Series:
- RX671
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RXv3
- Core Size:
- 32-Bit Single-Core
- Speed:
- 120MHz
- Connectivity:
- CANbus, I2C, LINbus, QSPI, SCI, SPI, USB
- Peripherals:
- Capacitive Touch, DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 113
- Program Memory Size:
- 1.5MB (1.5M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 384K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 20x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F5671CHDFB#10 FAQ
1.How can I place an order for R5F5671CHDFB#10 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F5671CHDFB#10 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F5671CHDFB#10 reliable?
The price and inventory of R5F5671CHDFB#10 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F5671CHDFB#10 is usually 5 days.
3.What payment methods are accepted for R5F5671CHDFB#10?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F5671CHDFB#10 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F5671CHDFB#10?
R5F5671CHDFB#10 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F5671CHDFB#10 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F5671CHDFB#10?
For technical support, including R5F5671CHDFB#10 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F5671CHDFB#10 requirements.
6.How does Aetrix verify that R5F5671CHDFB#10 is sourced from the original manufacturer or authorized distributors?
All R5F5671CHDFB#10 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F5671CHDFB#10 meets industry standards.
7.What is the process for return or replacement of R5F5671CHDFB#10?
All R5F5671CHDFB#10 units undergo pre-shipment inspection (PSI). If there is an issue with R5F5671CHDFB#10, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F5671CHDFB#10 part is unused and in its original packaging.
Return procedure for R5F5671CHDFB#10:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F5671CHDFB#10 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
