Renesas R5F5671CHDFM#30
- Part No.:
- R5F5671CHDFM#30
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 64-LQFP
- Datasheet:
-
R5F5671CHDFM#30.pdf
- Description:
- IC MCU 32BIT 1.5MB FLASH 64LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:320
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F5671CHDFM#30 from Renesas is a 32-bit RXv3 microcontroller operating at up to 120 MHz, featuring double-precision IEEE-754 FPU, 2 MB on-chip code flash with dual-bank support, 384 KB SRAM, and integrated CAN, USB 2.0 FS, SD host interface, QSPIX, and capacitive touch sensing - deployed in industrial HMI, smart metering, and connected appliance control systems.
For engineers reviewing the R5F5671CHDFM#30 datasheet, R5F5671CHDFM#30 pinout, R5F5671CHDFM#30 application, or R5F5671CHDFM#30 equivalent, key selection criteria include its 120-MHz real-time performance, IEC60730-compliant safety features (TSIP, MPU, self-diagnostic A/D), 114 GPIOs with 5-V tolerance, and low-power deep software standby mode with RTC and backup RAM retention.
Technical Context
The R5F5671CHDFM#30 implements the RXv3 CPU core with 113 instructions, including DSP and floating-point extensions, and supports little-endian or big-endian data arrangement. Its clock system integrates PLL, HOCO/LOCO oscillators, and independent IWDT clock (120 kHz), enabling precise timing control across multiple domains (ICLK up to 120 MHz, PCLKA/B up to 120/60 MHz).
Peripheral subsystems are tightly coupled via the Event Link Controller (ELC), allowing hardware-triggered timer-A/D/communication events without CPU intervention. The device uses a hierarchical power architecture with four low-power modes, battery-backed RTC and 4 KB standby RAM, and voltage monitoring with three LVD circuits for robust operation in industrial environments.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv3 32-bit, 120 MHz max - delivers 707 CoreMark; supports double-precision FPU and register bank save for fast context switching. |
| Memory | 2 MB code flash (dual-bank, BGO programming), 8 KB data flash (100k erase cycles), 384 KB SRAM (no-wait @120 MHz), 4 KB standby RAM. |
| Peripherals | 2× CAN (ISO11898-1, 32 mailboxes/channel), 1× USB 2.0 FS host/function/OTG, 1× SDHI (25 MB/s), 1× QSPIX, 13× SCI, 3× RSPI, 1× RIICHS (3.4 Mbps). |
| Analog & Sensing | Two 12-bit A/D units (8+12 ch), on-die temperature sensor (±1°C), CTSU supporting 17 self-cap or 64 mutual-cap keys. |
| Security & Safety | Trusted Secure IP (AES128/192/256, RSA, ECC, TRNG, SHA256), MPU (8 regions), IEC60730 compliance features (CRC, self-test, register protection). |
| Package & Environment | PLQP0144KA-B (144-pin LFQFP, 20 × 20 mm, 0.5 mm pitch), –40°C to +85°C (D-version), 114 GPIOs with 5-V tolerance and configurable drive strength. |
Pinout & Package
Package: PLQP0144KA-B - 144-pin Low-profile Quad Flat Package, 20 × 20 mm body, 0.50-mm lead pitch, RoHS-compliant, moisture sensitivity level 3.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / AVCC0 / AVCC1 | Power supply inputs | Core/analog domain supplies (2.7–3.6 V); separate AVCC pins enable noise-isolated analog operation. |
| VBATT | Backup power input | Supplies RTC, sub-clock oscillator, and backup registers during main power loss. |
| RES# | Active-low reset input | Hardware reset assertion; internal POR/LVD also generate reset independently. |
| XTAL / EXTAL | Main crystal oscillator terminals | Supports 8–24 MHz external resonator; optional PLL multiplication enables 120 MHz system clock. |
| MD0 / MD1 | Mode setting pins | Determine boot mode (SCI/USB/FINE) and single-chip vs. extended mode at power-on reset. |
| IRQ0–IRQ15 | External interrupt inputs | 16 dedicated edge/level-sensitive interrupt pins; configurable as general-purpose inputs when unused. |
| TXD0 / RXD0 | SCI0 serial interface | Asynchronous UART interface; supports baud rate generation, LIN, and smart-card protocols. |
| TXD1 / RXD1 | SCI1 serial interface | Independent full-duplex channel; shares ELC-trigger capability with TPU/MTU for deterministic timing. |
| CAN0TX / CAN0RX | CAN channel 0 transceiver I/O | Differential bus interface compliant with ISO11898-1; integrated termination and filtering reduce external component count. |
| USB_VBUS / USB_DP / USB_DM | USB 2.0 Full-Speed interface | Integrated transceiver supports host/device/OTG; no external pull-ups required; 2 KB on-chip buffer. |
| SD_CLK / SD_CMD / SD_DAT0–3 | SD host interface signals | 1-/4-bit SD/SDIO bus support per Physical Layer Spec v3.01; CRC7/CRC16 error checking built-in. |
| QSPIX_IO0–3 / QSPIX_SCK / QSPIX_SSL | Quad-SPI memory interface | Enables XIP (execute-in-place) from external serial flash; supports extended/dual/quad SPI protocols. |
| CTSU_TX0–16 | Capacitive touch sensing outputs | Drive electrodes for self-capacitance (17 keys) or mutual-capacitance (matrix up to 64 keys). |
| AD00–AD11 | Analog input channels | 12-bit S12AD inputs; unit 0 (8 ch) and unit 1 (12 ch) operate on independent clocks (PCLKC/PCLKD). |
Key Features
| Feature | Design Value |
|---|---|
| Dual-bank flash architecture | Enables seamless firmware updates with zero downtime: one bank executes while the other is reprogrammed via background operation (BGO). |
| Trusted Secure IP (TSIP) | Hardware-accelerated crypto engine supporting AES/ECC/RSA/SHA256/TRNG - eliminates need for external secure element in IoT edge nodes. |
| Event Link Controller (ELC) | Hardwired peripheral interconnect bypasses CPU for time-critical sequences (e.g., MTU PWM trigger → A/D start → DMA transfer). |
| IEC60730 Class B compliance support | Includes oscillation-stop detection, CRC calculation unit, IWDT windowing, A/D self-test, and register write protection - reduces certification effort for home/appliance controllers. |
| Flexible low-power modes | Deep software standby draws <1 µA while retaining RTC, 4 KB RAM, and tamper detection - ideal for battery-backed metering applications. |
Applications
| Industrial HMI Panel | Smart Energy Meter |
|---|---|
Use Scenario: Touch-enabled operator interface with real-time data visualization, local logging, and remote communication via CAN/USB. IC Role / Device Role / Timing Role: Main application controller managing display refresh (via SSIE/parallel interface), capacitive touch response (<10 ms latency), and deterministic CAN messaging (125 kbps, 32 mailbox buffering). Use Value: Integrated CTSU eliminates external touch controller; dual-bank flash enables field-upgradable UI firmware without service interruption. | Use Scenario: DIN-rail mounted electricity meter with metrology IC interface, tamper detection, secure firmware updates, and PLC/GPRS backhaul. IC Role / Device Role / Timing Role: System orchestrator handling metrology data aggregation (SPI to AFE), secure key storage (TSIP), RTC-based billing intervals, and IEC60730 self-tests during idle cycles. Use Value: On-chip TSIP and MPU satisfy security requirements for utility-grade meters; 4 KB standby RAM preserves billing counters during power loss. |
| Connected Home Appliance | Factory Automation Node |
Use Scenario: Wi-Fi/BLE gateway-equipped washing machine with motor control, water-level sensing, and cloud connectivity. IC Role / Device Role / Timing Role: Central MCU executing motor control (PWM via MTU3a), analog sensor acquisition (S12AD), and protocol bridging (USB-to-WiFi module, SDHI for log storage). Use Value: 120 MHz RXv3 core handles real-time PID loops and application logic concurrently; QSPIX fetches OTA update images directly from serial flash. | Use Scenario: Modular I/O terminal with CANopen slave stack, digital input debouncing, analog current loop output, and diagnostics LED control. IC Role / Device Role / Timing Role: Deterministic real-time node running CANopen state machine, sampling 16 DI channels via TMRb edge detection, and generating 4–20 mA output via DAC+op-amp (external). Use Value: ELC-linked TMRb→GPIO transitions achieve <1 µs jitter-free signal conditioning; 114 GPIOs support mixed-signal expansion without glue logic. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 32-bit industrial MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F566TEHDFP#30 | RX66T Group; 160 MHz CPU, 1.5 MB flash, no SDHI or QSPIX, enhanced MTU3 for motor control (3-phase PWM w/ dead-time), no TSIP. | Better suited for servo/inverter control where high-resolution PWM and encoder capture dominate over secure storage or external flash boot. | Select when motor control precision outweighs secure boot and serial flash execution needs. |
| R5F572MFHDFP#30 | RX72M Group; 240 MHz CPU, 2 MB flash, 512 KB SRAM, Ethernet MAC, no CTSU, no SDHI, TSIP-Lite (no RSA/ECC). | Targeted at networked edge devices requiring TCP/IP stack offload and higher compute throughput, but lacks touch interface and SD card support. | Choose for Ethernet-connected HMIs or gateways where LAN integration is mandatory and touch is handled externally. |
Compared with R5F5671CHDFM#30, the R5F566TEHDFP#30 trades SDHI/QSPIX/TSIP for superior motor control peripherals, while the R5F572MFHDFP#30 adds Ethernet and raw performance at the cost of touch and secure crypto depth - making R5F5671CHDFM#30 optimal for cost-sensitive, secure, flash-booted industrial UIs with local storage.
Availability
R5F5671CHDFM#30 is available at Aetrix Electronics and suitable for industrial HMI, smart metering, and connected appliance control requiring stable component supply, long-term lifecycle assurance, and traceable sourcing from Renesas-authorized channels.
Supply support for R5F5671CHDFM#30 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader headquartered in Tokyo, Japan, specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RX671 Group is designed for secure, real-time industrial control applications demanding high computational throughput, functional safety compliance (IEC60730), and rich human-machine interface capabilities - all within a single-chip solution.
FAQ
What is the maximum operating frequency and CoreMark score of the R5F5671CHDFM#30?
The R5F5671CHDFM#30 operates at a maximum frequency of 120 MHz and achieves 707 CoreMark under benchmark conditions. This performance stems from the RXv3 CPU core's optimized instruction pipeline, double-precision FPU, and zero-wait-state access to 384 KB SRAM - enabling deterministic real-time execution in demanding industrial applications.
Does the R5F5671CHDFM#30 support secure boot and cryptographic acceleration?
Yes, the R5F5671CHDFM#30 integrates Trusted Secure IP (TSIP) providing hardware-accelerated AES128/192/256, RSA, ECC, SHA256, and TRNG. It supports secure boot via ROM-based bootloader validation and encrypted firmware loading - critical for protecting intellectual property and meeting IEC60730 Class B security requirements in the R5F5671CHDFM#30.
What package type and pin count does the R5F5671CHDFM#30 use?
The R5F5671CHDFM#30 uses the PLQP0144KA-B package: a 144-pin Low-profile Quad Flat Package with 20 × 20 mm body size and 0.50-mm lead pitch. It provides 114 general-purpose I/O pins, including 20 with 5-V tolerance, and is rated for –40°C to +85°C operation (D-version).
Can the R5F5671CHDFM#30 execute code directly from external quad-SPI flash memory?
Yes, the R5F5671CHDFM#30 includes a dedicated QSPIX interface supporting execute-in-place (XIP) from external serial flash. It handles extended, dual-, and quad-SPI protocols with selectable address widths (8–32 bits), enabling efficient firmware storage and boot-from-flash configurations without external parallel memory in the R5F5671CHDFM#30.
How many CAN channels and mailboxes does the R5F5671CHDFM#30 support?
The R5F5671CHDFM#30 integrates two independent CAN modules compliant with ISO11898-1, each supporting 32 message mailboxes. This allows concurrent handling of standard and extended frames across multiple networks - essential for automotive diagnostics, industrial automation buses, and multi-node control systems using the R5F5671CHDFM#30.
R5F5671CHDFM#30 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 64-LQFP
- Series:
- RX671
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RXv3
- Core Size:
- 32-Bit Single-Core
- Speed:
- 120MHz
- Connectivity:
- I2C, LINbus, QSPI, SCI, SPI, USB
- Peripherals:
- Capacitive Touch, DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 44
- Program Memory Size:
- 1.5MB (1.5M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 384K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 10x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F5671CHDFM#30 FAQ
1.How can I place an order for R5F5671CHDFM#30 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F5671CHDFM#30 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F5671CHDFM#30 reliable?
The price and inventory of R5F5671CHDFM#30 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F5671CHDFM#30 is usually 5 days.
3.What payment methods are accepted for R5F5671CHDFM#30?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F5671CHDFM#30 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F5671CHDFM#30?
R5F5671CHDFM#30 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F5671CHDFM#30 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F5671CHDFM#30?
For technical support, including R5F5671CHDFM#30 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F5671CHDFM#30 requirements.
6.How does Aetrix verify that R5F5671CHDFM#30 is sourced from the original manufacturer or authorized distributors?
All R5F5671CHDFM#30 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F5671CHDFM#30 meets industry standards.
7.What is the process for return or replacement of R5F5671CHDFM#30?
All R5F5671CHDFM#30 units undergo pre-shipment inspection (PSI). If there is an issue with R5F5671CHDFM#30, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F5671CHDFM#30 part is unused and in its original packaging.
Return procedure for R5F5671CHDFM#30:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F5671CHDFM#30 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

