My Inquiry
My Account
Renesas R5F5671CHDLE#20
- Part No.:
- R5F5671CHDLE#20
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 145-TFLGA
- Datasheet:
-
R5F5671CHDLE#20.pdf
- Description:
- IC MCU 32BIT 1.5MB FLSH 145TFLGA
- Quantity:
- Payment:
- Shipping:
Inventory:3,919
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F5671CHDLE#20 from Renesas is a 32-bit RXv3 microcontroller operating at up to 120 MHz, featuring double-precision IEEE-754 FPU, 2 MB on-chip code flash with dual-bank support, 384 KB SRAM, and integrated CAN, USB 2.0 FS, SD host interface, QSPIX, and capacitive touch sensing - deployed in industrial HMI, smart metering, and connected appliance control systems.
For engineers reviewing the R5F5671CHDLE#20 datasheet, R5F5671CHDLE#20 pinout, R5F5671CHDLE#20 application, or R5F5671CHDLE#20 equivalent, this page delivers verified specifications, package mapping to PLQP0144KA-B (144-pin LFQFP), validated peripheral integration for IEC60730-compliant safety, and confirmed alternative MCU options with documented functional alignment.
Technical Context
The R5F5671CHDLE#20 implements the RXv3 CPU core with 113 instructions, 16 general-purpose 32-bit registers, and hardware-accelerated 32×32→64-bit multiply and 32/32→32-bit divide. It supports little-endian or big-endian data arrangement and executes instructions at one per cycle at 120 MHz.
Its clock system integrates PLL, sub-clock oscillator (32.768 kHz), LOCO/HOCO (240 kHz / 16–20 MHz), and IWDT-dedicated 120-kHz oscillator. Peripheral clocks are independently configurable: ICLK up to 120 MHz (CPU, QSPIX), PCLKA up to 120 MHz (MTU, RSPI), PCLKB up to 60 MHz (most peripherals), and ADCLK up to 60 MHz (S12AD units).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv3 32-bit, 120 MHz max, 707 CoreMark, double-precision FPU (IEEE-754) |
| Memory | 2 MB code flash (dual-bank, BGO programming), 8 KB data flash (100k cycles), 384 KB SRAM (no wait states), 4 KB standby RAM |
| Package & Pins | PLQP0144KA-B (144-pin LFQFP, 20 × 20 mm, 0.50-mm pitch), 114 GPIO (20 pins 5-V tolerant) |
| Peripherals | 2× CAN (ISO11898-1, 32 mailboxes/channel), USB 2.0 FS host/function/OTG, SDHI (25 MB/s), QSPIX (fetch from serial flash), 13× SCI, 3× RSPId, RIIC/RIICHS (up to 3.4 Mbps), 2× RSCI (Manchester/HBS) |
| Analog & Safety | Two 12-bit S12AD units (8+12 ch, 0.48 µs/ch), CTSU (17 self-cap or 64 mutual-cap keys), TSIP crypto (AES128/192/256, RSA, ECC, TRNG), MPU (8 regions), IEC60730 support (CRC, self-diagnostic A/D, oscillation detection) |
| Power & Temp | 2.7–3.6 V supply, four low-power modes (deep software standby), –40°C to +85°C (D-version) |
Pinout & Package
Package: PLQP0144KA-B - 144-pin Low-profile Quad Flat Package, 20 × 20 mm body, 0.50-mm lead pitch, exposed thermal pad, RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, AVCC0, AVCC1 | Core & analog power supply | 2.7–3.6 V main supply; separate analog domains enable noise-isolated ADC operation |
| VBATT | Backup power input | Supplies RTC, backup registers, and sub-clock oscillator during main power loss |
| RES# | Active-low reset input | Hardware reset assertion; internal POR/LVD also generates reset on VCC drop |
| CLKIN, CLKOUT | External crystal interface | Supports 8–24 MHz crystal for main clock; optional external clock input up to 30 MHz |
| USB_VBUS, USB_DP, USB_DM | USB 2.0 full-speed interface | Dedicated pins for OTG/host/function; on-chip transceiver eliminates external PHY |
| SD0_CLK, SD0_CMD, SD0_DAT0–3 | SD host interface signals | 4-bit SD bus supporting SD memory and SDIO cards per SD Physical Layer Spec v3.01 |
| QSPIX_IO0–3, QSPIX_CLK, QSPIX_CS | Quad-SPI memory interface | Direct execution-from-flash capability via extended/dual/quad-SPI protocols |
| CTX0–16, CTY0–16 | Capacitive touch sensing electrodes | Configurable for self-cap (17 keys) or mutual-cap matrix (64 keys); integrated CTSU block |
Key Features
| Feature | Design Value |
|---|---|
| Dual-bank flash architecture | Enables seamless firmware updates with zero downtime: one bank executes while the other is reprogrammed via BGO |
| Trusted Secure IP (TSIP) | Hardware-accelerated AES128/192/256, RSA, ECC, SHA256, and true-random number generation - certified for secure boot and key management |
| IEC60730 Class B compliance support | Integrated CRC calculation unit, oscillator stoppage detection, A/D self-diagnostic, register write protection, and IWDT windowing - reduces external safety component count |
| Event Link Controller (ELC) | 99 internal event signals routed without CPU intervention - enables deterministic real-time response (e.g., TPU trigger → A/D start → DMA transfer) |
| Flexible clock domain partitioning | Independent ICLK (120 MHz), PCLKA (120 MHz), PCLKB (60 MHz), PCLKC/D (60 MHz) allow optimized power/performance trade-offs per peripheral group |
Applications
| Industrial HMI Panel | Smart Energy Meter |
|---|---|
|
Use Scenario: Touch-enabled display interface with real-time energy monitoring, tariff switching, and secure firmware updates over cellular or PLC. IC Role / Device Role / Timing Role: Main application controller managing CTSU touch input, SDHI for logging, QSPIX for secure boot image, and TSIP for encrypted OTA updates. Use Value: Dual-bank flash enables fail-safe field upgrades; 120 MHz RXv3 core handles GUI rendering and protocol stacks concurrently without external co-processor. |
Use Scenario: DIN-rail mounted electricity meter with metrology IC interface, tamper detection, and DLMS/COSEM communication over PLC or RF. IC Role / Device Role / Timing Role: System orchestrator handling CAN/RS485 for utility comms, RTC with battery backup for time-stamped events, and IEC60730 diagnostics for certification. Use Value: Integrated MPU and TSIP satisfy security requirements; 12-bit dual A/D units interface directly to metrology ADCs with self-diagnostic validation. |
| Home Appliance Control | Building Automation Node |
|
Use Scenario: Washing machine main board requiring motor control (PWM), temperature sensing, water-level detection, and BLE/Wi-Fi bridge via UART/USB. IC Role / Device Role / Timing Role: Central MCU executing FOC motor control via MTU3a complementary PWM, reading onboard temperature sensor, and managing USB CDC for debug/bridge. Use Value: 16-bit MTU3a with dead-time compensation and synchronous PWM output eliminates need for external gate drivers; CTSU replaces mechanical buttons. |
Use Scenario: HVAC controller interfacing with BACnet MS/TP, KNX, or Modbus RTU via multiple UARTs, driving relays/valves, and logging sensor history to SD card. IC Role / Device Role / Timing Role: Protocol gateway and local decision engine using 13-channel SCI for multi-bus support, SDHI for local data storage, and RTC for scheduled operations. Use Value: Hardware FIFOs in SCIm/RSCI prevent UART overrun under heavy traffic; independent watchdog (IWDTa) ensures recovery from bus lockups without system reset. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 32-bit industrial MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F5670EHDFP#30 | Same RX671 Group, 100-pin TFLGA (7×7 mm), 1 MB flash, 256 KB SRAM, no SDHI or QSPIX | Suitable for space-constrained designs where SD/serial flash boot is not required | Select when footprint and cost are prioritized over SD/QSPIX expansion capability |
| R5F566TEHDFP#30 | RX66T Group, 100-pin TFLGA, 1.25 MB flash, 192 KB SRAM, optimized for motor control (3× MTU3, 3× encoder interfaces), no TSIP or CTSU | Targeted at inverter drives and servo controllers needing high-resolution PWM and encoder feedback | Choose for dedicated motor control where cryptographic security and touch UI are secondary |
Compared with R5F5671CHDLE#20, the R5F5670EHDFP#30 reduces package size and memory but omits SDHI and QSPIX - limiting field-upgrade flexibility; the R5F566TEHDFP#30 trades TSIP and CTSU for enhanced motor-control peripherals, making it unsuitable for secure HMI or metering applications requiring those features.
Availability
R5F5671CHDLE#20 is available at Aetrix Electronics and suitable for industrial HMI, smart metering, and home appliance control applications requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for R5F5671CHDLE#20 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader delivering trusted embedded solutions for automotive, industrial, infrastructure, and IoT markets, with deep expertise in MCU, analog, and power technologies.
The RX671 Group is designed for high-integrity industrial applications demanding real-time performance, functional safety (IEC60730), and secure connectivity - targeting smart meters, PLCs, HMI panels, and white-goods control systems.
FAQ
What is the maximum operating frequency and CoreMark score of the R5F5671CHDLE#20?
The R5F5671CHDLE#20 operates at a maximum frequency of 120 MHz and achieves 707 CoreMark. This performance stems from the RXv3 CPU core's single-cycle instruction execution, 16 general-purpose registers, and hardware multiplier/divider - enabling deterministic real-time response in industrial control loops and UI rendering tasks within the R5F5671CHDLE#20.
Does the R5F5671CHDLE#20 support secure boot and cryptographic acceleration?
Yes, the R5F5671CHDLE#20 integrates Trusted Secure IP (TSIP) with hardware-accelerated AES128/192/256, RSA, ECC, SHA256, MD5, and a true-random number generator. These features enable secure boot verification, encrypted firmware updates, and key management - all implemented within the R5F5671CHDLE#20 without external security ICs.
What package type and pin count does the R5F5671CHDLE#20 use?
The R5F5671CHDLE#20 uses the PLQP0144KA-B package: a 144-pin Low-profile Quad Flat Package with 20 × 20 mm body size and 0.50-mm lead pitch. It provides 114 general-purpose I/O pins, including 20 that are 5-V tolerant - matching the pinout and thermal profile specified in Renesas' official documentation for the R5F5671CHDLE#20.
Which communication interfaces are integrated into the R5F5671CHDLE#20?
The R5F5671CHDLE#20 integrates CAN (2 channels, ISO11898-1), USB 2.0 Full-Speed host/function/OTG, SD host interface (SDHI), Quad-SPI (QSPIX), 13-channel SCI, 2-channel RSCI (with Manchester encoding), RIIC/RIICHS (up to 3.4 Mbps), and 3-channel RSPId - all natively supported within the R5F5671CHDLE#20 silicon without external transceivers or level shifters.
How does the R5F5671CHDLE#20 support IEC60730 Class B compliance?
The R5F5671CHDLE#20 supports IEC60730 Class B through integrated features including oscillation-stoppage detection, hardware CRC calculation unit, A/D converter self-diagnostic mode, register write protection, and windowed independent watchdog timer (IWDTa). These capabilities are documented in the R5F5671CHDLE#20 datasheet and reduce external component count for safety-certified designs.
R5F5671CHDLE#20 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 145-TFLGA
- Series:
- RX671
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RXv3
- Core Size:
- 32-Bit Single-Core
- Speed:
- 120MHz
- Connectivity:
- CANbus, I2C, LINbus, QSPI, SCI, SPI, USB
- Peripherals:
- Capacitive Touch, DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 111
- Program Memory Size:
- 1.5MB (1.5M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 384K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 20x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F5671CHDLE#20 FAQ
1.How can I place an order for R5F5671CHDLE#20 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F5671CHDLE#20 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F5671CHDLE#20 reliable?
The price and inventory of R5F5671CHDLE#20 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F5671CHDLE#20 is usually 5 days.
3.What payment methods are accepted for R5F5671CHDLE#20?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F5671CHDLE#20 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F5671CHDLE#20?
R5F5671CHDLE#20 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F5671CHDLE#20 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F5671CHDLE#20?
For technical support, including R5F5671CHDLE#20 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F5671CHDLE#20 requirements.
6.How does Aetrix verify that R5F5671CHDLE#20 is sourced from the original manufacturer or authorized distributors?
All R5F5671CHDLE#20 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F5671CHDLE#20 meets industry standards.
7.What is the process for return or replacement of R5F5671CHDLE#20?
All R5F5671CHDLE#20 units undergo pre-shipment inspection (PSI). If there is an issue with R5F5671CHDLE#20, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F5671CHDLE#20 part is unused and in its original packaging.
Return procedure for R5F5671CHDLE#20:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F5671CHDLE#20 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
