Renesas R5F5671CHGFB#30
- Part No.:
- R5F5671CHGFB#30
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 144-LQFP
- Datasheet:
-
R5F5671CHGFB#30.pdf
- Description:
- IC MCU 32BIT 1.5MB FLASH 144LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:180
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F5671CHGFB#30 from Renesas is a 32-bit RXv3 microcontroller operating at up to 120 MHz, featuring double-precision IEEE-754 FPU, 2 Mbyte on-chip code flash with dual-bank capability, 384 Kbyte SRAM, and integrated CAN, USB 2.0 FS, SD host interface, QSPIX, and capacitive touch sensing - deployed in industrial HMI and smart metering applications requiring real-time control and secure firmware updates.
For engineers reviewing the R5F5671CHGFB#30 datasheet, R5F5671CHGFB#30 pinout, R5F5671CHGFB#30 application, or R5F5671CHGFB#30 equivalent, key selection criteria include its 145-pin TFLGA (0.65-mm pitch) package, -40°C to +105°C temperature grade (G-version), TSIP-based AES256/SHA256 encryption, and IEC60730-compliant self-test features for functional safety-critical designs.
Technical Context
The R5F5671CHGFB#30 implements the RXv3 CPU core with 113 instructions, including 21 double-precision floating-point operations and DSP extensions, enabling deterministic real-time execution at 707 CoreMark. Its clock architecture supports independent domain scaling: ICLK up to 120 MHz for CPU/QSPIX, PCLKA up to 120 MHz for MTU/RSPI/RIICHS, and PCLKB up to 60 MHz for ADC/S12AD and most peripherals.
It integrates a memory protection unit (MPU) with eight configurable regions (min. 16-byte granularity), Trusted Secure IP (TSIP) for key-protected AES128/192/256, RSA/ECC, TRNG, and GHASH, alongside hardware-accelerated CRC and self-diagnostic A/D converter functions required for IEC60730 Class B compliance in appliance and industrial control systems.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv3 32-bit, 120 MHz max, 707 CoreMark, double-precision FPU, 16×32-bit GPRs |
| Memory | 2 Mbyte code flash (dual-bank, BGO programming), 8 Kbyte data flash (100k cycles), 384 Kbyte SRAM (no wait states) |
| Package & Temp | PTLG0145JC-A (145-pin TFLGA, 9 × 9 mm, 0.65-mm pitch), G-grade: –40°C to +105°C |
| Peripherals | 2× CAN (ISO11898-1, 32 mailboxes/channel), 1× USB 2.0 FS host/function/OTG, 1× SDHI (25 MB/s), 1× QSPIX, 13× SCI, 3× RSPId, 1× RIICHS (3.4 Mbps) |
| Security & Safety | TSIP with AES256/SHA256/RSA/ECC/TRNG, MPU, oscillation-stop detection, A/D self-diagnostic, register write protection |
| Timers & ADC | 25× extended timers (MTU3a/TPUa/CMTW), 2× 12-bit S12AD (8+12 ch, 0.48 µs/ch), CTSU (17-key self-capacitance) |
Pinout & Package
PTLG0145JC-A is a 145-pin Thin Fine-Pitch Land Grid Array (TFLGA) package measuring 9 × 9 mm with 0.65-mm ball pitch, designed for high-density PCB layouts and thermal efficiency in industrial control modules.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / AVCC0 / AVCC1 | Power supply inputs | Core/analog power rails (2.7–3.6 V); AVCC0/AVCC1 supply S12AD units with independent noise isolation |
| VBATT | Backup power input | Enables RTC, backup registers, and sub-clock oscillator operation during main power loss |
| RES# | Active-low reset input | Hardware reset assertion; internal POR/LVD also generates reset without external signal |
| CLKIN / CLKOUT | Main crystal oscillator interface | Supports 8–24 MHz external crystal; CLKOUT provides buffered system clock output for trace/debug |
| USB_VBUS / USB_DP / USB_DM | USB 2.0 FS physical layer | Integrated transceiver supports host/function/OTG; no external pull-ups required |
| SD_CLK / SD_CMD / SD_DAT0–3 | SD host interface signals | 1- or 4-bit SD bus supporting SD memory/SDIO cards per Physical Layer Spec v3.01 |
| QSPIX_IO0–3 / QSPIX_CLK / QSPIX_CS | Quad-SPI memory interface | Direct serial flash boot/fetch support with extended/dual/quad-SPI protocol compatibility |
Key Features
| Feature | Design Value |
|---|---|
| Dual-bank flash architecture | Enables seamless firmware updates via bank swap without halting real-time operation |
| Trusted Secure IP (TSIP) | Hardware-accelerated AES256/SHA256/RSA/ECC with tamper-resistant key storage and TRNG |
| IEC60730 Class B support | Oscillation-stop detection, CRC calculation unit, A/D self-diagnostic, register write protection |
| Capacitive touch sensing (CTSU) | 17-key self-capacitance mode with built-in noise rejection; no external RC components needed |
| Event Link Controller (ELC) | 99 internal event signals enable hardware-triggered peripheral chaining (e.g., timer → ADC → DMA) |
Applications
| Smart Energy Metering | Industrial HMI Panel |
|---|---|
|
Use Scenario: Residential/commercial electricity meter with tariff switching, tamper detection, and remote firmware update over PLC or RF link. IC Role / Device Role / Timing Role: Main application MCU managing metrology calculations, secure OTA updates via TSIP-encrypted payload, and real-time RTC-based billing cycles. Use Value: Dual-bank flash enables fail-safe field updates; 12-bit S12AD with self-diagnostic meets IEC62053 accuracy requirements; CAN/USB support local commissioning and diagnostics. |
Use Scenario: Touch-enabled operator interface for PLC-controlled machinery with alarm logging, recipe management, and Ethernet gateway bridging. IC Role / Device Role / Timing Role: Central HMI controller handling capacitive touch input, serial communication with drives (CAN/RS485 via SCI), and SD card-based log storage. Use Value: CTSU supports 17-key overlay without shield layers; SDHI enables 25 MB/s logging; QSPIX boots from external flash for modular UI assets. |
| Home Appliance Control | Building Automation Node |
|
Use Scenario: High-efficiency HVAC controller with motor drive feedback, environmental sensing, and cloud connectivity via Wi-Fi module UART bridge. IC Role / Device Role / Timing Role: Real-time motor control coordinator using MTU3a PWM outputs, temperature sensor monitoring, and encrypted firmware validation before boot. Use Value: Complementary PWM with dead-time compensation drives 3-phase inverters; on-die temperature sensor ±1°C accuracy eliminates external IC; TSIP validates signed firmware images. |
Use Scenario: BACnet/IP or KNX-over-IP field device aggregating sensor data (temp/humidity/motion) and actuating valves/lights via DALI or 0–10 V interfaces. IC Role / Device Role / Timing Role: Protocol gateway MCU managing multiple serial buses (SCI for DALI, RIICHS for sensors), secure TLS handshake offload via TSIP, and RTC-scheduled reporting. Use Value: RIICHS at 3.4 Mbps supports fast sensor polling; USB FS enables field technician configuration; 4 Kbyte standby RAM preserves state during brownouts. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 32-bit industrial MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F5670EHGFB#30 | Same RX671 Group, but 144-pin LFQFP (14 × 14 mm), 1.5 Mbyte flash, no SDHI or QSPIX | Lacks SD host and quad-SPI interfaces; suitable for cost-sensitive control-only roles without external storage | Select when footprint size and SD/QSPIX are unnecessary; retains same CPU, TSIP, and CAN/USB functionality |
| R5F572MDHDFB#30 | RX72M Group, 240 MHz, 4 Mbyte flash, 1 Mbyte SRAM, Ethernet MAC, but no TSIP or CTSU | Higher performance and connectivity (10/100 Ethernet), but lacks hardware crypto and touch sensing | Choose for networked edge nodes needing TCP/IP stack acceleration; not drop-in due to different security/touch requirements |
Compared with R5F5671CHGFB#30, the R5F5670EHGFB#30 offers identical safety and real-time features in a larger, lower-I/O package without SD/QSPIX, while the R5F572MDHDFB#30 trades TSIP and CTSU for Ethernet and higher clock speed - making R5F5671CHGFB#30 optimal for secure, touch-enabled, storage-integrated industrial controllers.
Availability
R5F5671CHGFB#30 is available at Aetrix Electronics and suitable for industrial HMI, smart metering, home appliance control, and building automation nodes requiring stable component supply across extended product lifecycles.
Supply support for R5F5671CHGFB#30 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, and power solutions for automotive, industrial, and IoT markets.
The RX671 Group targets high-integrity industrial applications demanding functional safety, secure firmware execution, and rich peripheral integration - with R5F5671CHGFB#30 optimized for G-grade environments requiring extended temperature operation and cryptographic trust anchors.
FAQ
What is the maximum operating frequency and CoreMark score of the R5F5671CHGFB#30?
The R5F5671CHGFB#30 operates at a maximum frequency of 120 MHz and achieves 707 CoreMark under benchmark conditions. This performance stems from the RXv3 CPU core's dual-issue pipeline, on-chip 32-bit multiplier/divider, and zero-wait-state access to 384 Kbyte SRAM - enabling deterministic real-time response in motor control and protocol stack processing tasks where R5F5671CHGFB#30 is commonly deployed.
Does the R5F5671CHGFB#30 support secure firmware updates and cryptographic acceleration?
Yes, the R5F5671CHGFB#30 integrates Trusted Secure IP (TSIP) providing hardware-accelerated AES128/192/256, SHA256, RSA, ECC, and a true random number generator (TRNG). It supports secure boot verification and encrypted OTA updates via dual-bank flash - allowing R5F5671CHGFB#30 to validate signed firmware images before execution and prevent unauthorized code injection in safety-critical deployments.
What package type and pin count does the R5F5671CHGFB#30 use?
The R5F5671CHGFB#30 uses the PTLG0145JC-A package: a 145-pin Thin Fine-Pitch Land Grid Array measuring 9 × 9 mm with 0.65-mm ball pitch. This compact, thermally efficient package supports 111 general-purpose I/O pins (20 of which are 5-V tolerant), making R5F5671CHGFB#30 suitable for space-constrained industrial control modules requiring high peripheral density and extended temperature resilience.
Which communication interfaces are integrated into the R5F5671CHGFB#30?
The R5F5671CHGFB#30 integrates CAN (2 channels, ISO11898-1 compliant), USB 2.0 Full-Speed host/function/OTG, SD host interface (25 MB/s), Quad-SPI (QSPIX), 13-channel SCI, 3-channel RSPId, 1-channel RIICHS (3.4 Mbps), and 2-channel RSCI with Manchester encoding. These interfaces allow R5F5671CHGFB#30 to serve as a central hub in multi-protocol industrial systems - for example, connecting CAN field devices, USB configuration tools, SD card logs, and SPI flash firmware storage simultaneously.
Is the R5F5671CHGFB#30 qualified for IEC60730 Class B compliance?
Yes, the R5F5671CHGFB#30 includes dedicated hardware features for IEC60730 Class B compliance: oscillation-stoppage detection, hardware CRC calculation unit, self-diagnostic A/D converter, register write protection, and voltage-monitoring reset circuits. These capabilities are documented in Renesas' Functional Safety Manual for the RX671 Group - enabling R5F5671CHGFB#30 to be certified for use in household appliances and industrial equipment where failure detection and recovery are mandatory.
R5F5671CHGFB#30 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 144-LQFP
- Series:
- RX671
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RXv3
- Core Size:
- 32-Bit Single-Core
- Speed:
- 120MHz
- Connectivity:
- CANbus, I2C, LINbus, QSPI, SCI, SPI, USB
- Peripherals:
- Capacitive Touch, DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 113
- Program Memory Size:
- 1.5MB (1.5M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 384K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 20x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F5671CHGFB#30 FAQ
1.How can I place an order for R5F5671CHGFB#30 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F5671CHGFB#30 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F5671CHGFB#30 reliable?
The price and inventory of R5F5671CHGFB#30 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F5671CHGFB#30 is usually 5 days.
3.What payment methods are accepted for R5F5671CHGFB#30?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F5671CHGFB#30 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F5671CHGFB#30?
R5F5671CHGFB#30 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F5671CHGFB#30 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F5671CHGFB#30?
For technical support, including R5F5671CHGFB#30 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F5671CHGFB#30 requirements.
6.How does Aetrix verify that R5F5671CHGFB#30 is sourced from the original manufacturer or authorized distributors?
All R5F5671CHGFB#30 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F5671CHGFB#30 meets industry standards.
7.What is the process for return or replacement of R5F5671CHGFB#30?
All R5F5671CHGFB#30 units undergo pre-shipment inspection (PSI). If there is an issue with R5F5671CHGFB#30, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F5671CHGFB#30 part is unused and in its original packaging.
Return procedure for R5F5671CHGFB#30:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F5671CHGFB#30 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

