Renesas R5F5671CHGFM#10
- Part No.:
- R5F5671CHGFM#10
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 64-LQFP
- Datasheet:
-
R5F5671CHGFM#10.pdf
- Description:
- IC MCU 32BIT 1.5MB FLASH 64LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:4,531
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F5671CHGFM#10 from Renesas is a 120-MHz 32-bit RXv3 microcontroller with double-precision IEEE-754 FPU, 2-MB on-chip code flash (dual-bank), 384-KB SRAM, and integrated capacitive touch sensing unit. It supports CAN 2.0B (2 channels), USB 2.0 FS host/function/OTG, SDHI (25 MB/s), QSPIX for serial flash boot, and operates from 2.7–3.6 V across –40°C to +105°C.
For engineers reviewing the R5F5671CHGFM#10 datasheet, R5F5671CHGFM#10 pinout, R5F5671CHGFM#10 application, or R5F5671CHGFM#10 equivalent, key selection considerations include its G-grade industrial temperature rating, PLQP0144KA-B 144-pin LFQFP package with 113 GPIOs (20 × 5-V tolerant), TSIP-based AES256/SHA256 encryption, and IEC60730-compliant safety features including self-diagnostic A/D and oscillation-stop detection.
Technical Context
The R5F5671CHGFM#10 implements the RXv3 CPU core with 113 instructions, 16 general-purpose 32-bit registers, and dual-precision FPU supporting 21 double-precision floating-point instructions. Its memory subsystem includes dual-bank flash enabling background programming during execution and 384 KB of zero-wait-state SRAM running at full 120 MHz.
Peripherals are clocked via independent domain dividers: ICLK up to 120 MHz (CPU, QSPIX), PCLKA up to 120 MHz (MTU3a, RSPI, RIICHS), PCLKB up to 60 MHz (most timers, SCI, CMT), and dedicated ADCLKs for S12AD units. The ELC enables hardware-triggered inter-module coordination without CPU intervention - e.g., TPUa output compare triggering S12AD conversion or MTU3a PWM edge initiating RTC time capture.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv3 32-bit, 120 MHz max, 707 CoreMark, double-precision FPU |
| Memory | 2-MB code flash (dual-bank, BGO), 8-KB data flash (100k cycles), 384-KB SRAM (no wait states) |
| Package & Temp | PLQP0144KA-B 144-pin LFQFP (20 × 20 mm, 0.5-mm pitch), –40°C to +105°C (G-version) |
| I/O & GPIO | 113 programmable pins: 5-V tolerant (20 pins), open-drain, pull-up, switchable drive strength |
| Connectivity | CAN 2.0B (2 ch, 32 mailboxes), USB 2.0 FS host/function/OTG, SDHI (25 MB/s), QSPIX, 13× SCI, 3× RSPId, RIICHS (3.4 Mbps) |
| Analog & Sensing | Two 12-bit S12AD units (8+12 ch), on-die temperature sensor (±1°C), CTSUa (17-key self-cap or 64-key mutual-cap) |
| Security & Safety | Trusted Secure IP (TSIP): AES128/192/256, SHA256, TRNG, ECC, CRC-A, IEC60730 self-test suite |
Pinout & Package
Package: PLQP0144KA-B - 144-pin Low-Profile Quad Flat Package (20 × 20 mm, 0.50-mm pitch), lead-free, RoHS compliant, G-grade (–40°C to +105°C).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, AVCC0, AVCC1 | Main & analog power supply | 2.7–3.6 V operation; separate analog domains enable noise isolation for S12AD and RTC |
| VBATT | Backup power input | Enables RTC, sub-clock oscillator, and backup registers during main power loss |
| XTAL/EXTAL | Main crystal oscillator terminals | Supports 8–24 MHz external crystal; PLL generates 120-MHz ICLK |
| RTCIN/RTCOUT | 32.768-kHz sub-clock oscillator | Drives battery-backed RTC in deep software standby mode |
| USB_VBUS, USB_DP, USB_DM | USB 2.0 FS physical interface | Integrated transceiver supports host/function/OTG; no external resistors required |
| SD0_* (e.g., SD0_CMD, SD0_CLK) | SD host interface signals | 1-/4-bit SD/SDIO bus support per SD Host Interface spec v3.01 (25 MB/s high-speed mode) |
| QSPIX_* (e.g., QSPIX_IO0–3) | Quad-SPI memory interface | Enables XIP from serial flash; supports extended/dual/quad SPI protocols with 8–32-bit addressing |
| CTSU_Sx, CTSU_TSx | Capacitive touch sensing inputs | 17 dedicated pins for self-capacitance; matrix configuration supports up to 64 keys via mutual-cap method |
Key Features
| Feature | Design Value |
|---|---|
| Dual-bank flash architecture | Enables seamless firmware updates: one bank executes while the other is reprogrammed in background (BGO) |
| Event Link Controller (ELC) | Hardware routing of 99 internal event signals eliminates CPU polling - e.g., TPUa PWM edge triggers S12AD conversion |
| IEC60730-compliant safety suite | Includes CRCA, IWDTa windowed watchdog, A/D self-diagnostic, oscillation-stop detection, and register write protection |
| Trusted Secure IP (TSIP) | On-die cryptographic accelerator supporting AES256/SHA256/RSA/ECC with key protection against extraction or replay |
| Flexible clock domain control | Independent dividers for ICLK (120 MHz), PCLKA (120 MHz), PCLKB (60 MHz), ADCLKs (60 MHz), and BCLK (60 MHz) |
Applications
| Industrial HMI Panels | Smart Energy Meters |
|---|---|
Use Scenario: Touch-enabled front-panel interface with real-time energy display, tariff switching, and secure firmware updates over cellular or PLC. IC Role / Device Role / Timing Role: Main application MCU handling capacitive touch decoding, SDHI-based logging, CAN communication with metering ICs, and TSIP-secured OTA updates. Use Value: CTSUa supports 17-key self-cap or 64-key mutual-cap layouts; dual-bank flash allows field updates without service interruption; –40°C to +105°C rating ensures outdoor cabinet reliability. | Use Scenario: DIN-rail mounted electricity meter with tamper detection, time-of-use billing, and remote diagnostics via CAN or USB. IC Role / Device Role / Timing Role: System controller managing RTC calendar functions, S12AD precision voltage/current sampling, and IEC60730 safety monitoring. Use Value: Integrated RTC with battery backup maintains accurate time stamping; self-diagnostic A/D validates analog path integrity; LVD circuits detect supply anomalies per IEC62053-21. |
| Automotive Body Control Modules | Medical Patient Monitors |
Use Scenario: Gateway-controlled lighting, door lock, and HVAC actuation in 12-V vehicle architectures with CAN FD readiness. IC Role / Device Role / Timing Role: CAN 2.0B node interfacing with body ECUs, driving LED drivers via PWM outputs from MTU3a, and managing low-power sleep modes. Use Value: Four low-power modes (including deep software standby) reduce quiescent current; 5-V tolerant GPIOs interface directly with automotive sensors; ISO11898-1 compliance ensures robust CAN bus operation. | Use Scenario: Portable vital-sign monitor acquiring ECG, SpO₂, and temperature with local storage and encrypted data export. IC Role / Device Role / Timing Role: Signal acquisition hub using S12AD for analog front-end digitization, SSIE for audio feedback, and SDHI for waveform logging. Use Value: On-die temperature sensor (±1°C) calibrates thermal drift in analog paths; TSIP encrypts patient data before SD card write; 384-KB SRAM buffers multi-channel waveforms at 1 kHz sample rate. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 32-bit industrial MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F5670EHGFM#10 | Same RX671 Group, but 1-MB flash, 256-KB SRAM, and 100-pin LFQFP (80 GPIOs) | Limited peripheral count (e.g., 1× CAN, 1× USB, no SDHI); lower memory density reduces BOM cost for simpler HMI | Select when full 2-MB flash and SDHI are unnecessary - lowers PCB area and cost without sacrificing core RXv3 performance |
| R5F572MDHDFP#30 | RX72M Group: 240-MHz RXv3 core, 4-MB flash, 1-MB SRAM, 145-pin TFLGA, but no CTSU or SDHI | Targeted at motion control with enhanced MTU3b and encoder interfaces; lacks capacitive touch and SD host for data logging | Choose for high-performance motor control where computational throughput outweighs touch/SD requirements |
Compared with R5F5671CHGFM#10, the R5F5670EHGFM#10 offers reduced memory and I/O for cost-sensitive designs, while the R5F572MDHDFP#30 delivers higher CPU throughput and larger memory at the expense of touch and SD capabilities - making R5F5671CHGFM#10 optimal for balanced industrial HMI with security, connectivity, and sensing.
Availability
R5F5671CHGFM#10 is available at Aetrix Electronics and suitable for industrial HMI panels, smart energy meters, automotive body controllers, and medical patient monitors requiring stable component supply, long-term lifecycle assurance, and G-grade temperature resilience.
Supply support for R5F5671CHGFM#10 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader headquartered in Tokyo, Japan, specializing in microcontrollers, analog, power, and SoC solutions for industrial, automotive, and enterprise applications.
The RX671 Group is designed for high-integrity industrial human-machine interfaces and edge-connected devices, integrating security (TSIP), functional safety (IEC60730), and rich connectivity (CAN, USB, SDHI, QSPIX) into a single G-grade MCU platform.
FAQ
What is the maximum operating frequency and core architecture of the R5F5671CHGFM#10?
The R5F5671CHGFM#10 operates at a maximum frequency of 120 MHz using the 32-bit RXv3 CPU core. It achieves 707 CoreMark and includes a double-precision IEEE-754 floating-point unit with 21 dedicated instructions. The core supports 113 instructions, 16 general-purpose registers, and a collective register bank save function for fast context switching - all confirmed in the R01DS0373EJ0120 Rev.1.20 datasheet.
Does the R5F5671CHGFM#10 support secure firmware updates and cryptographic operations?
Yes, the R5F5671CHGFM#10 integrates Trusted Secure IP (TSIP) supporting AES128/192/256, SHA256, RSA, ECC, and a true-random number generator (TRNG). It prevents illicit key copying and enables secure boot and OTA updates. These features are documented in Section 1.1 and Chapter 43 of the R01DS0373EJ0120 datasheet, and are hardware-accelerated - not software-emulated - ensuring deterministic timing and side-channel resistance for the R5F5671CHGFM#10.
What package type and temperature grade does the R5F5671CHGFM#10 use?
The R5F5671CHGFM#10 uses the PLQP0144KA-B package: a 144-pin Low-Profile Quad Flat Package measuring 20 × 20 mm with 0.50-mm pitch. It is rated for the G-grade industrial temperature range of –40°C to +105°C, as specified in Table 1.1 and Section 1.3 of the R01DS0373EJ0120 datasheet. This package provides 113 GPIOs, including 20 5-V tolerant pins, and is RoHS-compliant and lead-free.
Can the R5F5671CHGFM#10 interface directly with SD cards and serial flash memory?
Yes, the R5F5671CHGFM#10 includes a full-featured SD host interface (SDHI) supporting 1-/4-bit SD/SDIO buses at up to 25 MB/s (high-speed mode), compliant with SD Physical Layer Spec v3.01. It also integrates QSPIX - a dedicated quad-SPI memory interface supporting extended/dual/quad protocols and XIP from serial flash. Both peripherals are explicitly listed in Table 1.1 and detailed in Chapters 47 (SDHI) and 48 (QSPIX) of the R01DS0373EJ0120 datasheet for the R5F5671CHGFM#10.
How many CAN channels and mailboxes does the R5F5671CHGFM#10 support?
The R5F5671CHGFM#10 supports two CAN 2.0B-compliant channels (ISO11898-1), each with 32 dedicated mailboxes - totaling 64 message buffers. This enables concurrent handling of standard and extended frames across multiple network nodes. The CAN module's mailbox structure, filtering, and interrupt mapping are fully documented in Chapter 35 of the R01DS0373EJ0120 datasheet, confirming this capability for the R5F5671CHGFM#10.
R5F5671CHGFM#10 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 64-LQFP
- Series:
- RX671
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RXv3
- Core Size:
- 32-Bit Single-Core
- Speed:
- 120MHz
- Connectivity:
- I2C, LINbus, QSPI, SCI, SPI, USB
- Peripherals:
- Capacitive Touch, DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 44
- Program Memory Size:
- 1.5MB (1.5M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 384K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 10x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F5671CHGFM#10 FAQ
1.How can I place an order for R5F5671CHGFM#10 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F5671CHGFM#10 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F5671CHGFM#10 reliable?
The price and inventory of R5F5671CHGFM#10 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F5671CHGFM#10 is usually 5 days.
3.What payment methods are accepted for R5F5671CHGFM#10?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F5671CHGFM#10 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F5671CHGFM#10?
R5F5671CHGFM#10 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F5671CHGFM#10 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F5671CHGFM#10?
For technical support, including R5F5671CHGFM#10 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F5671CHGFM#10 requirements.
6.How does Aetrix verify that R5F5671CHGFM#10 is sourced from the original manufacturer or authorized distributors?
All R5F5671CHGFM#10 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F5671CHGFM#10 meets industry standards.
7.What is the process for return or replacement of R5F5671CHGFM#10?
All R5F5671CHGFM#10 units undergo pre-shipment inspection (PSI). If there is an issue with R5F5671CHGFM#10, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F5671CHGFM#10 part is unused and in its original packaging.
Return procedure for R5F5671CHGFM#10:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F5671CHGFM#10 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

