Renesas R5F5671CHGFM#30
- Part No.:
- R5F5671CHGFM#30
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 64-LQFP
- Datasheet:
-
R5F5671CHGFM#30.pdf
- Description:
- IC MCU 32BIT 1.5MB FLASH 64LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:320
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F5671CHGFM#30 from Renesas is a 120-MHz 32-bit RXv3 microcontroller with double-precision IEEE-754 FPU, 2-MB on-chip code flash (dual-bank), 384-KB SRAM, and integrated capacitive touch sensing unit (CTSU), designed for industrial HMI, secure IoT edge nodes, and automotive body control modules requiring IEC60730 compliance.
For engineers reviewing the R5F5671CHGFM#30 datasheet, R5F5671CHGFM#30 pinout, R5F5671CHGFM#30 application, or R5F5671CHGFM#30 equivalent, key selection criteria include its 145-pin TFLGA package (7 × 7 mm, 0.50-mm pitch), -40°C to +105°C G-grade operation, TSIP-based AES256/SHA256 encryption, and dual-channel CAN 2.0B support with 32 mailboxes per channel.
Technical Context
The R5F5671CHGFM#30 implements the RXv3 CPU core with 113 instructions, including DSP and floating-point extensions, and supports little- or big-endian data arrangement. Its clock system integrates PLL, sub-clock oscillator (32.768 kHz), and dedicated 120-kHz IWDT oscillator - enabling independent watchdog timing and RTC battery backup via VBATT.
Peripheral subsystems are clocked independently: PCLKA drives high-speed peripherals (MTU3a, RSPI, RIICHS) up to 120 MHz; PCLKB clocks timers, UARTs, and ADCs up to 60 MHz; ADCLK for S12AD units runs at up to 60 MHz. The ELC (Event Link Controller) enables hardware-triggered inter-module coordination without CPU intervention.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv3 32-bit, 120 MHz max, 707 CoreMark, double-precision FPU, MPU support |
| Memory | 2-MB code flash (dual-bank, BGO programming), 8-KB data flash (100k cycles), 384-KB SRAM (no wait states) |
| Package & Temp | TFLGA-145 (7 × 7 mm, 0.50-mm pitch), G-grade (-40°C to +105°C) |
| Connectivity | Dual CAN 2.0B (32 mailboxes/channel), USB 2.0 FS host/function/OTG, QSPIX, SDHI (25 MB/s), 3× RIIC/RIICHS (up to 3.4 Mbps) |
| Analog & Sensing | Two 12-bit S12AD units (8+12 ch), on-die temperature sensor (±1°C), CTSU supporting 64-key mutual-capacitance matrix |
| Security | Trusted Secure IP (TSIP): AES128/192/256, RSA, ECC, SHA256, TRNG, key protection |
| IEC60730 Support | Oscillation-stop detection, CRC-A, IWDTa, A/D self-diagnostic, register write protection |
Pinout & Package
Package: TFLGA-145 (PTLG0145KB-A), 7 × 7 mm, 0.50-mm pitch, 113 general-purpose I/O pins (20 with 5-V tolerance), 111 pull-up/resistors, 111 open-drain outputs.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / AVCC0 / AVCC1 | Main & analog power supply | 2.7–3.6 V operation; separate analog domains enable noise-sensitive ADC performance |
| VBATT | Backup power input | Enables RTC, sub-clock oscillator, and backup registers during main power loss |
| XTAL / EXTAL | Main crystal oscillator interface | Supports 8–24 MHz external resonator; required for precise timing and USB clock derivation |
| RTCIN / RTCOUT | 32.768 kHz sub-clock interface | Connects to external crystal for battery-backed real-time clock and calendar functions |
| MD0 / MD1 | Mode setting pins | Determine boot mode (SCI/USB/FINE) and operating mode at reset release |
| RES# | Active-low reset input | Hardware reset assertion; internal POR/LVD also generate reset under voltage fault conditions |
| IRQ0–IRQ15 | External interrupt inputs | 16 configurable edge-/level-sensitive inputs; routed to ICUE with 16 priority levels |
| TXD0 / RXD0 | SCI0 asynchronous serial interface | Full-duplex UART; supports LIN, smart-card, SPI/I²C emulation, and baud-rate generation via TMR |
| CAN0TX / CAN0RX | Channel 0 CAN transceiver I/O | Differential bus interface compliant with ISO11898-1; supports standard/extended frames and mailbox filtering |
| QSPIX_IO0–IO3 | Quad-SPI data lines | Enable 4-line x4 read/write/fetch operations from external serial flash memory |
Key Features
| Feature | Design Value |
|---|---|
| Dual-bank flash architecture | Enables seamless firmware updates: one bank executes while the other is reprogrammed in background (BGO) |
| Event Link Controller (ELC) | Hardware routing of 99 internal event signals (e.g., timer overflow → ADC trigger) eliminates CPU polling overhead |
| Capacitive Touch Sensing Unit (CTSU) | Supports both self-capacitance (17 keys) and mutual-capacitance (64-key matrix) with built-in noise rejection |
| Trusted Secure IP (TSIP) | On-die cryptographic accelerator with key isolation prevents software extraction of AES/RSA keys |
| IEC60730 Class B support | Integrated diagnostics: oscillation-stop detection, CRC-A engine, IWDT windowing, A/D self-test, register lock bits |
| SD host interface (SDHI) | Compliant with SD Physical Layer v3.01; supports 1-/4-bit buses, high-speed mode (25 MB/s), and SDIO v3.00 |
Applications
| Industrial HMI Panel | Secure IoT Gateway |
|---|---|
Use Scenario: Touch-enabled factory operator interface with local data logging and CAN bus integration to PLCs. IC Role / Device Role / Timing Role: Main application MCU handling GUI rendering, CTSU scan, SDHI-based log storage, and dual-CAN communication with deterministic timing via MTU3a PWM and ELC-triggered ADC sampling. Use Value: Dual-bank flash enables field firmware updates without downtime; TSIP secures OTA update payloads; 105°C rating ensures reliability in uncooled enclosures. | Use Scenario: Edge node aggregating sensor data (temperature, touch, analog) and forwarding via CAN/USB to cloud gateway. IC Role / Device Role / Timing Role: Secure data concentrator performing AES256 encryption, SHA256 signature, and time-stamped RTC logging before transmission. Use Value: On-die TRNG and TSIP eliminate external crypto co-processor cost; integrated temperature sensor reduces BOM; IEC60730 features satisfy functional safety requirements. |
| Automotive Body Control Module | Home Appliance Control Board |
Use Scenario: Centralized lighting, door lock, and HVAC control unit in 12V vehicle systems with fail-safe diagnostics. IC Role / Device Role / Timing Role: Safety-critical controller executing IEC60730 Class B routines, monitoring LVD thresholds, and managing CAN message scheduling with mailbox prioritization. Use Value: Independent watchdog (IWDTa) with windowing prevents runaway code; dual-CAN channels isolate body and infotainment networks; -40°C to +105°C operation meets AEC-Q100 ambient requirements. | Use Scenario: Smart washing machine control board with touch UI, motor drive timing, and energy monitoring. IC Role / Device Role / Timing Role: Real-time motor control MCU using MTU3a complementary PWM with dead-time insertion, synchronized ADC sampling of current/voltage, and CTSU for waterproof front-panel buttons. Use Value: Hardware-accelerated PWM and ELC-triggered ADC reduce jitter below 1 µs; 384-KB SRAM buffers FFT-based motor diagnostics; 5-V tolerant I/O interfaces directly to legacy appliance sensors. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 32-bit industrial MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F5671EHGFM#30 | Same RX671 Group, identical pinout and peripherals, but rated for -40°C to +85°C (D-grade) instead of +105°C | Suitable for non-automotive industrial environments where extended temperature range is not required | Select when thermal margin allows D-grade operation and cost optimization is prioritized over G-grade qualification |
| R5F566TEHGFP#30 | RX66T Group; 160-MHz CPU, no TSIP, no CTSU, single CAN, smaller flash (1 MB), different pinout (100-pin LQFP) | Targeted at motor control only; lacks security, touch, and dual-CAN needed for R5F5671CHGFM#30 use cases | Not a drop-in replacement; consider only if application requires higher PWM resolution and sacrifices security/touch/connectivity |
Compared with R5F5671EHGFM#30, the R5F5671CHGFM#30 provides extended temperature operation critical for under-hood or enclosed industrial deployments; versus R5F566TEHGFP#30, it delivers integrated security, capacitive touch, and dual-CAN - eliminating need for external components and reducing system-level validation effort.
Availability
R5F5671CHGFM#30 is available at Aetrix Electronics and suitable for industrial HMI, secure IoT gateways, and automotive body control modules requiring stable component supply across long production lifecycles.
Supply support for R5F5671CHGFM#30 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for industrial, automotive, and enterprise applications.
The RX671 Group targets high-integrity embedded systems demanding real-time performance, functional safety (IEC60730), and hardware security - with R5F5671CHGFM#30 optimized for G-grade industrial and automotive body electronics.
FAQ
What is the maximum operating frequency and CPU architecture of the R5F5671CHGFM#30?
The R5F5671CHGFM#30 operates at a maximum frequency of 120 MHz using the 32-bit RXv3 CPU core. It delivers 707 CoreMark performance and includes double-precision IEEE-754 floating-point support, a memory protection unit (MPU), and 113 instructions including DSP and floating-point extensions. This architecture enables deterministic real-time execution for industrial and automotive control tasks.
Does the R5F5671CHGFM#30 support hardware encryption and IEC60730 compliance?
Yes, the R5F5671CHGFM#30 integrates Trusted Secure IP (TSIP) supporting AES128/192/256, RSA, ECC, SHA256, and a true-random number generator (TRNG) with key protection. It also includes dedicated IEC60730 Class B features: oscillation-stop detection, CRC-A engine, independent watchdog timer (IWDTa) with windowing, A/D self-diagnostic, and register write protection - all confirmed in the R01DS0373EJ0120 datasheet.
What package type and temperature grade does the R5F5671CHGFM#30 use?
The R5F5671CHGFM#30 uses the PTLG0145KB-A package: a 145-pin TFLGA measuring 7 × 7 mm with 0.50-mm pitch. It is qualified for the G-grade temperature range of –40°C to +105°C, making it suitable for under-hood automotive applications and thermally demanding industrial environments where extended thermal margins are required.
How many CAN channels and mailboxes does the R5F5671CHGFM#30 support?
The R5F5671CHGFM#30 integrates two independent CAN 2.0B modules, each supporting 32 configurable mailboxes. Both channels comply with ISO11898-1 and support standard and extended frame formats. Mailbox filtering, priority arbitration, and loopback self-test modes are implemented in hardware - enabling robust multi-node network communication in automotive body control and industrial automation systems.
What is the role of the Event Link Controller (ELC) in the R5F5671CHGFM#30?
The Event Link Controller (ELC) in the R5F5671CHGFM#30 enables direct hardware-to-hardware signal routing between 99 internal peripheral events - such as MTU3a overflow, TPUa capture, or ADC completion - without CPU involvement. This reduces interrupt latency, lowers CPU load, and improves determinism in time-critical applications like motor control, touch scanning, and synchronized sensor acquisition.
R5F5671CHGFM#30 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 64-LQFP
- Series:
- RX671
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RXv3
- Core Size:
- 32-Bit Single-Core
- Speed:
- 120MHz
- Connectivity:
- I2C, LINbus, QSPI, SCI, SPI, USB
- Peripherals:
- Capacitive Touch, DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 44
- Program Memory Size:
- 1.5MB (1.5M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 384K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 10x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F5671CHGFM#30 FAQ
1.How can I place an order for R5F5671CHGFM#30 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F5671CHGFM#30 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F5671CHGFM#30 reliable?
The price and inventory of R5F5671CHGFM#30 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F5671CHGFM#30 is usually 5 days.
3.What payment methods are accepted for R5F5671CHGFM#30?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F5671CHGFM#30 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F5671CHGFM#30?
R5F5671CHGFM#30 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F5671CHGFM#30 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F5671CHGFM#30?
For technical support, including R5F5671CHGFM#30 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F5671CHGFM#30 requirements.
6.How does Aetrix verify that R5F5671CHGFM#30 is sourced from the original manufacturer or authorized distributors?
All R5F5671CHGFM#30 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F5671CHGFM#30 meets industry standards.
7.What is the process for return or replacement of R5F5671CHGFM#30?
All R5F5671CHGFM#30 units undergo pre-shipment inspection (PSI). If there is an issue with R5F5671CHGFM#30, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F5671CHGFM#30 part is unused and in its original packaging.
Return procedure for R5F5671CHGFM#30:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F5671CHGFM#30 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

