Renesas R5F5671CHGLK#20
- Part No.:
- R5F5671CHGLK#20
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 145-TFLGA
- Datasheet:
-
R5F5671CHGLK#20.pdf
- Description:
- IC MCU 32BIT 1.5MB FLSH 145TFLGA
- Quantity:
- Payment:

- Shipping:

Inventory:3,469
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F5671CHGLK#20 from Renesas is a 32-bit RXv3 microcontroller operating at up to 120 MHz, featuring double-precision IEEE-754 FPU, 2 MB on-chip code flash with dual-bank support, 384 KB SRAM, and integrated CAN, USB 2.0 FS, SDHI, QSPIX, and capacitive touch sensing - deployed in industrial HMI and smart metering systems requiring real-time control and secure firmware updates.
For engineers reviewing the R5F5671CHGLK#20 datasheet, R5F5671CHGLK#20 pinout, R5F5671CHGLK#20 application, or R5F5671CHGLK#20 equivalent, key selection criteria include its 145-pin TFLGA (0.65 mm pitch) package, -40°C to +105°C G-grade temperature rating, TSIP-based AES256/SHA256 encryption, and IEC60730-compliant self-diagnostic features for functional safety-critical firmware execution.
Technical Context
The R5F5671CHGLK#20 implements the RXv3 CPU core with 113 instructions, 16 general-purpose 32-bit registers, and hardware-accelerated DSP operations including 32×32→64-bit multiply and 32/32→32-bit divide. Its memory subsystem supports no-wait access to SRAM at 120 MHz and 1-wait access to flash at full speed, enabled by an 8 KB ROM cache and dual-bank flash architecture allowing background programming during execution.
Peripherals are clocked independently: PCLKA drives MTU3a, RSPI, and RIICHS up to 120 MHz; PCLKB clocks TPUa, CMT, and WDTA up to 60 MHz; ADCLK for S12AD units runs at up to 60 MHz; and QSPIX operates synchronously with ICLK at 120 MHz - enabling concurrent high-speed serial memory fetch, analog acquisition, and motor control PWM generation without bus contention.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv3 32-bit, 120 MHz max, 707 CoreMark, double-precision FPU, MPU, 16 register banks |
| Memory | 2 MB code flash (dual-bank, BGO), 8 KB data flash (100k cycles), 384 KB SRAM (no wait), 4 KB standby RAM |
| Package & Temp | TFLGA-145 (9 × 9 mm, 0.65 mm pitch), G-grade: –40°C to +105°C |
| Connectivity | CAN v2.0 (2 ch, 32 mailboxes), USB 2.0 FS host/function/OTG, SDHI (25 MB/s), QSPIX (fetch from serial flash) |
| Analog & Timing | Two 12-bit ADCs (8+12 ch, 0.48 µs/ch), RTC with battery backup, 25 timers including MTU3a (9 ch) and TPUa (6 ch) |
| Security & Safety | Trusted Secure IP (TSIP): AES128/192/256, SHA256, TRNG, CRC, IEC60730 self-test, register write protection |
| I/O & Interface | 111 GPIO (5-V tolerant, open-drain, pull-up), capacitive touch (17 self-cap or 64 mutual keys), remote control receiver (REMC) |
Pinout & Package
Package: TFLGA-145 (PTLG0145JC-A), 9 × 9 mm body, 0.65 mm pitch, 145-terminal land grid array with exposed thermal pad.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, AVCC0, AVCC1 | Core & analog power supply | 2.7–3.6 V main supply; separate analog domains enable noise-isolated ADC operation |
| VBATT | Backup power input | Supplies RTC, sub-clock oscillator, and backup registers during main power loss |
| XTAL/EXTAL | Main crystal oscillator interface | Supports 8–24 MHz external crystal; enables precise timing for USB, CAN, and SDHI |
| RTCIN/RTCOUT | 32.768 kHz sub-clock interface | Connects to external tuning fork crystal for battery-backed real-time clock accuracy |
| USB_DP/USB_DM | USB 2.0 full-speed differential pair | Integrated transceiver eliminates external PHY; supports host, device, and OTG modes |
| SD0_CMD, SD0_CLK, SD0_DAT0–3 | SD host interface signals | 4-bit SD bus supporting SD memory and SDIO cards per Physical Layer Spec v3.01 |
| QSPIX_IO0–3, QSPIX_SCK, QSPIX_SSL | Quad-SPI memory interface | Enables XIP (execute-in-place) from external serial flash using quad-SPI protocol |
| CTSU_TX0–16 | Capacitive touch sensing channels | 17 dedicated pins for self-capacitance mode; matrix configuration supports up to 64 keys |
Key Features
| Feature | Design Value |
|---|---|
| Dual-bank flash with BGO | Enables seamless firmware updates: new code programmed in background while active bank executes |
| TSIP cryptographic engine | Hardware-accelerated AES256/SHA256/TRNG prevents key extraction and ensures secure boot integrity |
| IEC60730 compliance suite | Oscillation-stop detection, CRC, IWDTa windowing, A/D self-diagnostic, and register lock protect Class B safety requirements |
| Independent event linking (ELC) | 99 internal event signals routed without CPU intervention - e.g., TPU capture triggers ADC conversion |
| MTU3a complementary PWM | Generates non-overlapping 3-phase gate drive waveforms with programmable dead time for inverter control |
| SDHI with DMA support | Direct memory access for SD buffer transfers reduces CPU load during firmware OTA updates or data logging |
Applications
| Industrial HMI Panel | Smart Electricity Meter |
|---|---|
|
Use Scenario: Touch-enabled display with real-time energy monitoring, tariff switching, and tamper detection. IC Role / Device Role / Timing Role: Main controller executing GUI, managing capacitive touch (CTSU), reading metrology IC via SPI, and enforcing security policies via TSIP. Use Value: Integrated CTSU eliminates external touch controller; dual-bank flash enables field-upgradable UI firmware without service interruption. |
Use Scenario: Revenue-grade meter with anti-tampering, PLC communication, and secure firmware updates over HAN. IC Role / Device Role / Timing Role: System-on-chip handling metrology data aggregation, IEC61334/PRIME stack, RTC calendar, and AES-encrypted OTA updates. Use Value: IEC60730 self-tests validate ADC and clock integrity; VBATT-backed RTC maintains billing accuracy during power outages. |
| Programmable Logic Controller | Home Energy Gateway |
|
Use Scenario: DIN-rail mounted PLC with CANopen fieldbus, analog I/O expansion, and web-based configuration. IC Role / Device Role / Timing Role: Real-time deterministic controller running IEC61131-3 logic, managing CAN bus traffic, and buffering sensor data in SRAM. Use Value: MTU3a's 3-phase PWM and ELC-linked timer triggers enable synchronized I/O sampling and actuator control within 1 µs jitter. |
Use Scenario: Residential gateway aggregating Zigbee/Z-Wave sensors, controlling HVAC via RS485, and reporting to cloud via Ethernet/Wi-Fi. IC Role / Device Role / Timing Role: Central hub interfacing with multiple protocols (CAN, USB, SDHI, QSPIX) and managing secure TLS handshakes via TSIP. Use Value: QSPIX fetches encrypted firmware images directly from serial flash; SDHI logs 30-day energy history to removable microSD card. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 32-bit MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F5671EHGLK#20 | Same RX671 Group, identical pinout and peripherals, but rated for -40°C to +85°C (D-grade) and 1.5 MB flash | Suitable for commercial/industrial environments without extended temperature or maximum memory needs | Select when full 2 MB flash and +105°C operation are not required; lower cost with same software compatibility |
| R5F566TEHGLF#20 | RX66T Group, 160 MHz, 1 MB flash, focused on motor control (3x MTU3, 3x encoder interfaces), no SDHI or QSPIX | Optimized for servo drives and inverters; lacks secure boot, RTC battery backup, and serial memory interface | Choose for high-performance motor control where SDHI/QSPIX and IEC60730 are unnecessary |
Compared with R5F5671CHGLK#20, the R5F5671EHGLK#20 offers identical architecture at reduced temperature and memory specs - ideal for cost-sensitive D-grade designs - while the R5F566TEHGLF#20 trades security and connectivity for higher PWM resolution and motor-specific peripherals, making it unsuitable for HMI or metering but superior for real-time motion control.
Availability
R5F5671CHGLK#20 is available at Aetrix Electronics and suitable for industrial HMI, smart metering, programmable logic controllers, and home energy gateways requiring stable component supply across extended temperature and long product lifecycles.
Supply support for R5F5671CHGLK#20 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RX671 Group targets high-integrity industrial applications demanding functional safety, secure firmware execution, and rich connectivity - designed specifically for smart meters, HMI, and gateway devices needing IEC60730 compliance and cryptographic acceleration.
FAQ
What is the operating temperature range of the R5F5671CHGLK#20?
The R5F5671CHGLK#20 is a G-grade device rated for -40°C to +105°C ambient operation, validated across the full range for industrial applications such as smart meters and factory HMIs where thermal stability is critical. This specification is defined in the official Renesas datasheet R01DS0373EJ0120 and applies to all electrical parameters unless otherwise noted in the device's DC characteristics table.
Does the R5F5671CHGLK#20 support secure boot and firmware authentication?
Yes, the R5F5671CHGLK#20 integrates Trusted Secure IP (TSIP) with hardware-accelerated AES256, SHA256, and TRNG, enabling secure boot verification and authenticated firmware updates. The TSIP module protects cryptographic keys from extraction and supports secure key storage, making R5F5671CHGLK#20 compliant with IEC62443-3-3 SL2 requirements for secure firmware deployment.
Can the R5F5671CHGLK#20 execute code directly from external serial flash?
Yes, the R5F5671CHGLK#20 supports execute-in-place (XIP) from external serial flash via its QSPIX interface, which implements quad-SPI, dual-SPI, and extended SPI protocols. This capability allows R5F5671CHGLK#20 to run application code directly from external memory without loading into internal SRAM, reducing boot latency and memory footprint in resource-constrained designs.
How many CAN channels does the R5F5671CHGLK#20 include, and what protocol versions are supported?
The R5F5671CHGLK#20 integrates two independent CAN modules compliant with ISO 11898-1, supporting both standard (11-bit) and extended (29-bit) frame formats. Each channel provides 32 configurable mailboxes with flexible acceptance filtering, enabling robust multi-node industrial networking in applications like PLC backplanes and building automation systems using R5F5671CHGLK#20.
Is the R5F5671CHGLK#20 pin-compatible with other RX671 variants?
Yes, the R5F5671CHGLK#20 uses the PTLG0145JC-A 145-pin TFLGA package (9 × 9 mm, 0.65 mm pitch), which is mechanically and electrically identical to other RX671 devices in the same package variant - including R5F5671EHGLK#20 and R5F5671DHGLK#20. Pin functions and power sequencing requirements are fully compatible, enabling drop-in replacement within the same temperature and memory grade constraints.
R5F5671CHGLK#20 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 145-TFLGA
- Series:
- RX671
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RXv3
- Core Size:
- 32-Bit Single-Core
- Speed:
- 120MHz
- Connectivity:
- CANbus, I2C, LINbus, QSPI, SCI, SPI, USB
- Peripherals:
- Capacitive Touch, DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 113
- Program Memory Size:
- 1.5MB (1.5M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 384K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 20x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F5671CHGLK#20 FAQ
1.How can I place an order for R5F5671CHGLK#20 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F5671CHGLK#20 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F5671CHGLK#20 reliable?
The price and inventory of R5F5671CHGLK#20 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F5671CHGLK#20 is usually 5 days.
3.What payment methods are accepted for R5F5671CHGLK#20?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F5671CHGLK#20 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F5671CHGLK#20?
R5F5671CHGLK#20 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F5671CHGLK#20 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F5671CHGLK#20?
For technical support, including R5F5671CHGLK#20 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F5671CHGLK#20 requirements.
6.How does Aetrix verify that R5F5671CHGLK#20 is sourced from the original manufacturer or authorized distributors?
All R5F5671CHGLK#20 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F5671CHGLK#20 meets industry standards.
7.What is the process for return or replacement of R5F5671CHGLK#20?
All R5F5671CHGLK#20 units undergo pre-shipment inspection (PSI). If there is an issue with R5F5671CHGLK#20, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F5671CHGLK#20 part is unused and in its original packaging.
Return procedure for R5F5671CHGLK#20:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F5671CHGLK#20 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

