Renesas R5F5671CHGNE#30
- Part No.:
- R5F5671CHGNE#30
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 48-WFQFN Exposed Pad
- Datasheet:
-
R5F5671CHGNE#30.pdf
- Description:
- IC MCU 32BIT 1.5MB FLASH 48WFQFN
- Quantity:
- Payment:

- Shipping:

Inventory:416
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F5671CHGNE#30 from Renesas is a 32-bit RXv3 microcontroller operating at up to 120 MHz, featuring double-precision IEEE-754 FPU, 2 MB on-chip code flash with dual-bank support, 384 KB SRAM, and integrated CAN, USB 2.0 FS, SD host interface, QSPIX, and capacitive touch sensing - deployed in industrial HMI and smart metering systems requiring real-time control and secure firmware updates.
For engineers reviewing the R5F5671CHGNE#30 datasheet, R5F5671CHGNE#30 pinout, R5F5671CHGNE#30 application, or R5F5671CHGNE#30 equivalent, key selection considerations include its G-grade (–40°C to +105°C) operation, PLQP0144KA-B 144-pin LQFP package, TSIP-based AES256/SHA256 encryption, and 12-bit dual A/D converter with self-diagnostic capability.
Technical Context
The R5F5671CHGNE#30 implements the RXv3 CPU core with collective register bank save, memory protection unit (MPU), and JTAG/FINE debug interfaces. It integrates dual-bank flash enabling background programming and safe firmware swapping during runtime, alongside a dedicated low-power domain supporting RTC and backup registers via VBATT.
Its peripheral architecture includes EXDMACa (2-channel extended DMA), DTCb (1-channel data transfer controller), and ELC (event link controller) for CPU-free inter-module triggering - critical for deterministic timing in motor control and IEC60730-compliant safety applications.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv3 32-bit, 120 MHz max - delivers 707 CoreMark; supports double-precision FPU per IEEE-754 for floating-point math in sensor fusion or motor algorithms. |
| Memory | 2 MB code flash (dual-bank), 8 KB data flash (100k erase cycles), 384 KB SRAM (no wait states @120 MHz) - enables robust OTA update handling and real-time buffer management. |
| Operating Temp | –40°C to +105°C (G-version) - qualified for under-hood automotive and industrial edge nodes without external cooling. |
| Security | Trusted Secure IP (TSIP): AES128/192/256, SHA256, TRNG, key protection - meets IEC62443-3-3 SL2 requirements for secure boot and firmware integrity. |
| Analog | Dual 12-bit S12AD: 8+12 channels, 0.48 µs conversion time, self-diagnostic & disconnection detection - supports precision current/voltage monitoring in power converters. |
| Connectivity | CAN (2 ch, 32 mailboxes), USB 2.0 FS (host/function/OTG), SDHI (25 MB/s), QSPIX (fetch from serial flash), RIICHS (3.4 Mbps) - enables multi-protocol gateway functionality. |
| Package | PLQP0144KA-B: 144-pin LQFP, 20 × 20 mm, 0.50-mm pitch - compatible with standard PCB assembly processes and thermal vias for industrial conduction cooling. |
Pinout & Package
PLQP0144KA-B is a 144-pin LQFP package (20 × 20 mm, 0.50-mm pitch) with 113 general-purpose I/O pins, 20 of which are 5-V tolerant, and integrated power/ground distribution optimized for noise-sensitive analog and high-speed digital operation.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / AVCC0 / AVCC1 | Core & analog supply | Separate 2.7–3.6 V domains enable clean ADC reference and reduce digital switching noise coupling into analog sections. |
| VBATT | Backup power input | Supplies RTC and backup registers during main power loss - essential for tamper-resistant logging and time-stamped event capture. |
| XTAL / EXTAL | Main clock oscillator | Supports 8–24 MHz crystal for precise system timing; paired with PLL for stable 120 MHz ICLK generation. |
| USB_DP / USB_DM | USB 2.0 differential pair | Integrated transceiver eliminates external PHY; supports full-speed host/function/OTG without pull-up resistors. |
| SD_CLK / SD_CMD / SD_DAT[0:3] | SD host interface signals | Direct connection to SD memory/SDIO cards at 25 MB/s - enables local data buffering and field-upgradable firmware storage. |
| CTSU_Sx / CTSU_Sy | Capacitive touch sense inputs | 17 dedicated pins for self-capacitance mode (17 keys) or mutual-capacitance matrix (up to 64 keys) - no external RC network required. |
Key Features
| Feature | Design Value |
|---|---|
| IEC60730 Safety Support | Oscillation-stop detection, CRC-A, IWDTa with window function, A/D self-test, and register write protection - reduces certification effort for Class B appliance control. |
| Low-Power Operation | Four modes including deep software standby with 4 KB backup RAM retention - extends battery life in portable HMIs and wireless sensor nodes. |
| Event Link Controller (ELC) | 99 internal event signals routed without CPU intervention - enables jitter-free PWM-triggered ADC sampling and synchronized CAN/USB interrupt response. |
| Quad-SPI Memory Interface (QSPIX) | Fetches code directly from external serial flash using extended/dual/quad SPI protocols - eliminates external parallel memory and simplifies BOM. |
| Remote Control Signal Receiver (REMC) | Hardware-accelerated IR pattern matching (header/data0/data1/special) with 8-byte FIFO - offloads CPU for HVAC and industrial remote command parsing. |
Applications
| Industrial HMI Panel | Smart Energy Meter |
|---|---|
Use Scenario: Touch-enabled display with real-time energy visualization, local data logging, and remote firmware updates via cellular modem. IC Role / Device Role / Timing Role: Main application processor managing GUI rendering, capacitive touch scanning, SDHI-based log storage, and secure OTA update verification via TSIP. Use Value: Dual-bank flash allows seamless firmware swap without service interruption; 12-bit A/D monitors auxiliary power rails for health diagnostics. | Use Scenario: DIN-rail mounted meter with metrology IC interface, tamper detection, and PLC/GPRS communication. IC Role / Device Role / Timing Role: System controller coordinating metrology data acquisition, RTC timestamping, CAN bus reporting, and encrypted data upload. Use Value: Backup domain with VBATT ensures uninterrupted timekeeping and tamper event logging; TSIP prevents unauthorized firmware modification. |
| Automotive Body Control Module | Factory Automation Gateway |
Use Scenario: Under-hood junction box controlling lighting, HVAC actuators, and diagnostic reporting over CAN FD backbone. IC Role / Device Role / Timing Role: Real-time controller executing PWM fan control, CAN message filtering, and watchdog supervision per ISO 26262 ASIL-B decomposition. Use Value: MTU3a complementary PWM with automatic dead-time insertion drives 3-phase inverters safely; G-grade temp range ensures reliability at 105°C ambient. | Use Scenario: Edge node aggregating Modbus RTU, RS-485, and EtherNet/IP traffic while hosting local web UI and MQTT broker. IC Role / Device Role / Timing Role: Protocol translation hub leveraging multiple SCI/RSPI/RIICHS channels, USB device mode for configuration, and SDHI for firmware backup. Use Value: EXDMACa and DTCb enable zero-CPU overhead data movement between peripherals; QSPIX fetches boot code from compact serial flash. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F5671EHGNE#30 | Same RX671 Group, identical pinout and peripherals, but with 1.5 MB flash instead of 2 MB; otherwise identical electrical and thermal specs. | Suitable where firmware size < 1.5 MB and cost optimization is prioritized over future-proofing headroom. | Select when flash capacity requirement is confirmed ≤1.5 MB and BOM cost sensitivity outweighs long-term scalability needs. |
| R5F566TEHGFN#30 | RX66T Group part: 160 MHz CPU, 1 MB flash, enhanced MTU3 for motor control, no TSIP or SDHI; 144-pin LQFP (PLQP0144KA-B) pin-compatible. | Better suited for servo drive control with encoder feedback, but lacks security and SD card support required for secure gateways. | Choose only if primary need is high-speed motor control with minimal security/storage - not a functional replacement for R5F5671CHGNE#30's full feature set. |
Compared with R5F5671CHGNE#30, R5F5671EHGNE#30 offers identical performance and packaging with reduced flash, while R5F566TEHGFN#30 trades security and connectivity for higher CPU speed and motor-specific timers - neither is pin- or functionally equivalent, but both serve adjacent design requirements.
Availability
R5F5671CHGNE#30 is available at Aetrix Electronics and suitable for industrial HMI, smart metering, automotive body electronics, and factory automation gateways requiring stable component supply across extended product lifecycles.
Supply support for R5F5671CHGNE#30 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RX671 Group targets high-integrity embedded applications demanding real-time responsiveness, functional safety compliance (IEC60730), and hardware-accelerated security - with R5F5671CHGNE#30 optimized for G-grade industrial and automotive edge nodes.
FAQ
What is the maximum operating frequency and CoreMark score of the R5F5671CHGNE#30?
The R5F5671CHGNE#30 operates at a maximum frequency of 120 MHz and achieves 707 CoreMark. This performance stems from its RXv3 CPU core with dual-issue pipeline, on-chip 32-bit multiplier/divider, and optimized instruction set - validated per EEMBC methodology. The R5F5671CHGNE#30 sustains this score under full load with all peripherals active and cache enabled.
Does the R5F5671CHGNE#30 support secure boot and cryptographic operations?
Yes, the R5F5671CHGNE#30 integrates Trusted Secure IP (TSIP) supporting AES128/192/256, SHA256, RSA, ECC, and a true random number generator (TRNG). It enables secure boot via encrypted firmware validation and key protection against illicit copying - meeting IEC62443-3-3 SL2 requirements. The R5F5671CHGNE#30 uses these features to authenticate OTA updates and protect sensitive configuration data.
What package type and pin count does the R5F5671CHGNE#30 use?
The R5F5671CHGNE#30 uses the PLQP0144KA-B package: a 144-pin LQFP measuring 20 × 20 mm with 0.50-mm pitch. It provides 113 general-purpose I/O pins, 20 of which are 5-V tolerant, and dedicated power/ground pins for analog and digital domains. This package is fully supported in Renesas' e2 studio and QE tools for R5F5671CHGNE#30 development.
Can the R5F5671CHGNE#30 execute code directly from external serial flash memory?
Yes, the R5F5671CHGNE#30 includes a Quad-SPI memory interface (QSPIX) that supports direct execution (XIP) from external serial flash using extended SPI, dual-SPI, and quad-SPI protocols. Address width is configurable (8/16/24/32 bits), and the interface operates synchronously with ICLK up to 120 MHz - enabling R5F5671CHGNE#30 to eliminate external parallel memory and reduce system cost and footprint.
What low-power modes are available on the R5F5671CHGNE#30, and how does backup power work?
The R5F5671CHGNE#30 supports four low-power modes: Sleep, All-Module Clock Stop, Software Standby, and Deep Software Standby - with the latter retaining 4 KB of standby RAM and RTC operation. Backup power is supplied via the VBATT pin, sustaining the sub-clock oscillator, RTC, and backup registers during main power loss. This ensures continuous timekeeping and tamper-event logging in R5F5671CHGNE#30-based energy meters and security controllers.
R5F5671CHGNE#30 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 48-WFQFN Exposed Pad
- Series:
- RX671
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RXv3
- Core Size:
- 32-Bit Single-Core
- Speed:
- 120MHz
- Connectivity:
- I2C, LINbus, QSPI, SCI, SPI, UART/USART
- Peripherals:
- Capacitive Touch, DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 33
- Program Memory Size:
- 1.5MB (1.5M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 384K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 8x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F5671CHGNE#30 FAQ
1.How can I place an order for R5F5671CHGNE#30 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F5671CHGNE#30 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F5671CHGNE#30 reliable?
The price and inventory of R5F5671CHGNE#30 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F5671CHGNE#30 is usually 5 days.
3.What payment methods are accepted for R5F5671CHGNE#30?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F5671CHGNE#30 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F5671CHGNE#30?
R5F5671CHGNE#30 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F5671CHGNE#30 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F5671CHGNE#30?
For technical support, including R5F5671CHGNE#30 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F5671CHGNE#30 requirements.
6.How does Aetrix verify that R5F5671CHGNE#30 is sourced from the original manufacturer or authorized distributors?
All R5F5671CHGNE#30 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F5671CHGNE#30 meets industry standards.
7.What is the process for return or replacement of R5F5671CHGNE#30?
All R5F5671CHGNE#30 units undergo pre-shipment inspection (PSI). If there is an issue with R5F5671CHGNE#30, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F5671CHGNE#30 part is unused and in its original packaging.
Return procedure for R5F5671CHGNE#30:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F5671CHGNE#30 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

