Renesas R5F5671EDDFB#10
- Part No.:
- R5F5671EDDFB#10
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 144-LQFP
- Datasheet:
-
R5F5671EDDFB#10.pdf
- Description:
- IC MCU 32BIT 2MB FLASH 144LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:3,722
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F5671EDDFB#10 from Renesas is a 120-MHz 32-bit RXv3 microcontroller with double-precision IEEE-754 FPU, 2-MB on-chip code flash (dual-bank), 384-KB SRAM, and integrated CAN, USB 2.0 FS, SD host interface, QSPIX, and capacitive touch sensing unit - deployed in industrial HMI, smart metering, and secure IoT edge nodes requiring IEC60730 compliance.
For engineers reviewing the R5F5671EDDFB#10 datasheet, R5F5671EDDFB#10 pinout, R5F5671EDDFB#10 application, or R5F5671EDDFB#10 equivalent, key selection criteria include dual-bank flash for safe firmware updates, TSIP-based AES256/SHA256/TRNG security, 114 GPIO with 5-V tolerance, -40°C to +105°C operation (G-version), and hardware-accelerated remote control signal reception.
Technical Context
The R5F5671EDDFB#10 implements the RXv3 CPU core with 113 instructions, 16 general-purpose 32-bit registers, and double-precision FPU supporting 21 dedicated instructions. It integrates a memory protection unit (MPU) with eight configurable regions and supports little- or big-endian data arrangement.
Clock architecture includes main crystal (8–24 MHz), sub-clock (32.768 kHz), internal HOCO (16/18/20 MHz), LOCO (240 kHz), and IWDT-dedicated 120-kHz oscillator. Peripheral clocks are independently configurable: ICLK up to 120 MHz, PCLKA/PCLKB up to 120/60 MHz, ADCLK up to 60 MHz, and BCLK/FCLK up to 60 MHz.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv3 32-bit, 120 MHz max, 707 CoreMark, double-precision FPU, MPU support |
| Memory | 2-MB code flash (dual-bank, BGO programming), 8-KB data flash (100k cycles), 384-KB SRAM (no-wait), 4-KB standby RAM |
| Security | Trusted Secure IP (TSIP): AES128/192/256, RSA, ECC, SHA256, TRNG, key copy prevention |
| Connectivity | CAN v2.0B (2 channels, 32 mailboxes), USB 2.0 FS host/function/OTG, SDHI (25 MB/s), QSPIX (fetch from serial flash) |
| Analog & Sensing | Two 12-bit ADC units (8+12 ch), on-chip temperature sensor (±1°C), CTSU (17 self-cap or 64 mutual-cap keys) |
| Timers & Control | MTU3a (9 ch), TPUa (6 ch), CMT/CMTW, IWDTa (14-bit, windowed), RTC with battery backup and time capture |
| I/O & Packaging | 114 GPIO (5-V tolerant, open-drain, pull-up), PLQP0144KA-B package (144-pin LFQFP, 20×20 mm, 0.5-mm pitch) |
Pinout & Package
PLQP0144KA-B is a 144-pin LQFP package (20 × 20 mm, 0.50-mm pitch) with exposed thermal pad. Pin functions align with RX671 Group standard pin assignment for 144-pin variants per R01DS0373EJ0120 Rev.1.20.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / AVCC0 / AVCC1 | Power supply inputs | Core/analog domain supplies (2.7–3.6 V); separate AVCC domains enable noise-isolated analog operation |
| VBATT | Backup power input | Enables RTC, backup registers, and sub-clock oscillator during main power loss |
| XTAL / EXTAL | Main clock oscillator terminals | Supports 8–24 MHz crystal; enables high-accuracy timing and PLL reference |
| RTCIN / RTCOUT | Sub-clock oscillator terminals | Connects 32.768-kHz crystal for battery-backed real-time clock and calendar |
| USB_DP / USB_DM | USB 2.0 full-speed differential pair | Integrated transceiver eliminates external PHY; supports host/function/OTG without external resistors |
| SD0_D0–D3 / SD0_CMD / SD0_CLK | SD host interface signals | 1- or 4-bit SD bus interface compliant with SD Physical Layer Spec v3.01 (no DDR) |
| QSPIX_IO0–IO3 / QSPIX_SCK / QSPIX_SSL | Quad-SPI memory interface | Enables direct XIP execution and fast configuration from serial NOR flash via extended/dual/quad SPI protocols |
| CTSU_TX0–TX16 | Capacitive touch sensing outputs | Drive self-capacitance electrodes; mutual-cap mode uses TX/RX matrix for up to 64 keys |
| CAN0_TX / CAN0_RX | CAN channel 0 differential signals | ISO 11898-1 compliant physical layer interface; 32 mailbox buffers per channel |
| RES# | Active-low reset input | Asynchronous hardware reset; triggers nine distinct reset sources including POR and LVD |
Key Features
| Feature | Design Value |
|---|---|
| Dual-bank flash with background programming | Enables seamless firmware updates without halting application execution or losing real-time responsiveness |
| Trusted Secure IP (TSIP) hardware accelerator | Offloads AES256 encryption, SHA256 hashing, and TRNG generation from CPU, preserving deterministic latency |
| IEC60730-compliant safety functions | Includes oscillation-stop detection, CRC-A for flash, self-diagnostic ADC, register write protection, and IWDTa windowing |
| Capacitive touch sensing unit (CTSUa) | Supports both self- and mutual-capacitance modes on shared pins; no external components required for basic touch buttons |
| Event Link Controller (ELC) | Hardware interconnect enabling 99 internal event signals (e.g., timer match → ADC trigger) without CPU intervention |
| Remote control signal receiver (REMCa) | Dedicated hardware decoder for NEC, RC-5, and custom IR protocols with 8-byte buffer and pattern-matching logic |
Applications
| Industrial HMI Panel | Smart Energy Meter |
|---|---|
Use Scenario: Touch-enabled front panel with real-time energy display, tariff switching, and tamper detection. IC Role / Device Role / Timing Role: Main application MCU handling GUI rendering, capacitive touch decoding, secure firmware updates, and RTC-synchronized logging. Use Value: CTSUa supports 17-button overlay with mutual-cap expansion; dual-bank flash enables OTA updates without service interruption; TSIP secures metering data integrity. | Use Scenario: DIN-rail mounted meter with CAN communication to concentrators, SD card logging, and IR remote readout. IC Role / Device Role / Timing Role: System controller managing metrology interface, secure data storage, CAN protocol stack, and IR command parsing. Use Value: CAN module handles multi-drop fieldbus communication; REMCa decodes utility IR handsets; SDHI writes encrypted consumption logs to removable media. |
| Secure IoT Gateway | Home Automation Controller |
Use Scenario: Edge gateway aggregating Zigbee/Z-Wave sensors, running TLS-secured MQTT, and enforcing local policy rules. IC Role / Device Role / Timing Role: Secure application processor executing encrypted firmware, managing USB-connected radios, and performing cryptographic operations. Use Value: TSIP accelerates TLS handshake via AES256/SHA256; USB 2.0 FS hosts dongle-based wireless modules; 384-KB SRAM accommodates dual TLS stacks. | Use Scenario: Central hub coordinating lighting, HVAC, and security peripherals via CAN, RS-485, and IR remotes. IC Role / Device Role / Timing Role: Real-time coordinator synchronizing device states, interpreting IR commands, and managing scheduled actions via RTC alarm interrupts. Use Value: REMCa processes legacy IR remotes without CPU load; RTC supports precise scheduling; 114 GPIO drive diverse peripheral interfaces with 5-V tolerance. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 32-bit industrial MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F5670EDDFB#10 | Same RX671 Group, identical package and pinout, but 1-MB code flash and 256-KB SRAM | Suitable for cost-sensitive designs with reduced firmware footprint and memory requirements | Select when full 2-MB flash and 384-KB SRAM are unnecessary; retains all peripherals including TSIP and CTSUa |
| R5F566TEADFP#30 | RX66T Group, 160-MH z CPU, 1-MB flash, no TSIP, no CTSU, adds motor control timers (MTU3b), 100-pin LQFP | Optimized for inverter-driven motor control with enhanced PWM dead-time compensation and encoder interfaces | Choose for motor drive applications requiring higher PWM resolution and real-time torque control; not suitable for touch or crypto-heavy use cases |
Compared with R5F5670EDDFB#10, the R5F5671EDDFB#10 provides 100% more flash and 50% more SRAM while retaining identical security and sensing features; versus R5F566TEADFP#30, it trades motor-specific peripherals for broad industrial connectivity and embedded security - making it optimal for secure, sensor-rich, UI-driven edge nodes.
Availability
R5F5671EDDFB#10 is available at Aetrix Electronics and suitable for industrial HMI, smart metering, and secure IoT gateway applications requiring stable component supply, long-term lifecycle assurance, and automotive-grade temperature range (-40°C to +105°C).
Supply support for R5F5671EDDFB#10 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for industrial, automotive, and enterprise applications.
The RX671 Group is designed for high-integrity industrial edge devices demanding real-time performance, functional safety (IEC60730), hardware security (TSIP), and rich human-machine interaction - targeting smart meters, PLCs, and secure gateways.
FAQ
What is the operating temperature range for the R5F5671EDDFB#10?
The R5F5671EDDFB#10 is rated for –40°C to +105°C (G-version), validated across the full range for industrial and extended-temperature applications. This specification is confirmed in Table 1.1 of R01DS0373EJ0120 Rev.1.20 and applies specifically to the PLQP0144KA-B package variant. Thermal derating is not required within this envelope, and the on-chip temperature sensor (±1°C accuracy) supports runtime thermal monitoring in the R5F5671EDDFB#10.
Does the R5F5671EDDFB#10 support secure boot and firmware authentication?
Yes, the R5F5671EDDFB#10 supports secure boot via its Trusted Memory (TM) function and Trusted Secure IP (TSIP). The TM feature restricts instruction execution to code stored only in designated protected areas of on-chip flash, while TSIP provides hardware-accelerated AES256 decryption and SHA256 verification for authenticated firmware images. These capabilities are documented in the "Encryption function" and "Useful functions for IEC60730 compliance" sections of the R5F5671EDDFB#10 datasheet.
Can the R5F5671EDDFB#10 execute code directly from external QSPI flash?
No, the R5F5671EDDFB#10 does not support XIP (execute-in-place) from external QSPI flash. Its QSPIX interface is designed for fetching configuration data and non-executable assets; code execution is restricted to on-chip flash memory. The QSPIX supports extended/dual/quad SPI protocols and 8–32-bit address widths, but the R5F5671EDDFB#10's memory map and boot ROM do not permit external code execution - a constraint explicitly stated in Section 1.1 of R01DS0373EJ0120 Rev.1.20.
How many CAN channels does the R5F5671EDDFB#10 integrate, and what is the mailbox count per channel?
The R5F5671EDDFB#10 integrates two independent CAN channels compliant with ISO 11898-1 (standard and extended frames), with 32 message mailboxes allocated per channel. This configuration enables concurrent handling of multiple CAN IDs and prioritized message filtering without CPU overhead. The CAN module supports programmable bit timing, loopback self-test, and error counters - all verified in the "Communication function" section of the R5F5671EDDFB#10 datasheet.
Is the R5F5671EDDFB#10 pin-compatible with other RX671 Group members in the same package?
Yes, the R5F5671EDDFB#10 is pin-compatible with all other RX671 Group MCUs offered in the PLQP0144KA-B (144-pin LFQFP) package, including R5F5670EDDFB#10 and R5F5672EDDFB#10. Pin assignments, power domains, and peripheral signal mappings are identical across this package variant per Table 1.2 ("Comparison of Functions for Different Packages") in R01DS0373EJ0120 Rev.1.20 - enabling drop-in replacement where flash size, SRAM, or peripheral enablement aligns with design needs.
R5F5671EDDFB#10 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 144-LQFP
- Series:
- RX671
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RXv3
- Core Size:
- 32-Bit Single-Core
- Speed:
- 120MHz
- Connectivity:
- CANbus, I2C, LINbus, QSPI, SCI, SPI, USB
- Peripherals:
- Capacitive Touch, DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 113
- Program Memory Size:
- 2MB (2M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 384K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 20x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F5671EDDFB#10 FAQ
1.How can I place an order for R5F5671EDDFB#10 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F5671EDDFB#10 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F5671EDDFB#10 reliable?
The price and inventory of R5F5671EDDFB#10 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F5671EDDFB#10 is usually 5 days.
3.What payment methods are accepted for R5F5671EDDFB#10?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F5671EDDFB#10 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F5671EDDFB#10?
R5F5671EDDFB#10 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F5671EDDFB#10 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F5671EDDFB#10?
For technical support, including R5F5671EDDFB#10 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F5671EDDFB#10 requirements.
6.How does Aetrix verify that R5F5671EDDFB#10 is sourced from the original manufacturer or authorized distributors?
All R5F5671EDDFB#10 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F5671EDDFB#10 meets industry standards.
7.What is the process for return or replacement of R5F5671EDDFB#10?
All R5F5671EDDFB#10 units undergo pre-shipment inspection (PSI). If there is an issue with R5F5671EDDFB#10, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F5671EDDFB#10 part is unused and in its original packaging.
Return procedure for R5F5671EDDFB#10:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F5671EDDFB#10 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

