Renesas R5F5671EDDFM#10
- Part No.:
- R5F5671EDDFM#10
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 64-LQFP
- Datasheet:
-
R5F5671EDDFM#10.pdf
- Description:
- IC MCU 32BIT 2MB FLASH 64LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:3,565
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F5671EDDFM#10 from Renesas is a 32-bit RXv3 microcontroller operating at up to 120 MHz, featuring double-precision IEEE-754 FPU, 2 MB on-chip code flash with dual-bank support, 384 KB SRAM, and integrated CAN, USB 2.0 FS, SD host interface, QSPIX, and capacitive touch sensing - deployed in industrial HMI and smart metering systems requiring real-time control, secure firmware updates, and low-power operation.
For engineers reviewing the R5F5671EDDFM#10 datasheet, R5F5671EDDFM#10 pinout, R5F5671EDDFM#10 application, or R5F5671EDDFM#10 equivalent, key selection criteria include its 145-pin TFLGA (0.65-mm pitch) package, IEC60730-compliant safety features (TSIP, CRC, IWDTa, self-diagnostic A/D), 12-bit dual A/D converter with disconnection detection, and RTC with battery-backed time capture across three pins.
Technical Context
The R5F5671EDDFM#10 implements the RXv3 CPU core with 113 instructions, 16 general-purpose 32-bit registers, and double-precision FPU supporting 21 dedicated instructions. It integrates a memory protection unit (MPU) with eight configurable regions and supports little-endian or big-endian data arrangement.
Its clock system combines external crystal (8–24 MHz), sub-clock (32.768 kHz), and internal oscillators (LOCO at 240 kHz, HOCO at 16/18/20 MHz), with independent PLL for 120-MHz ICLK generation. Peripheral clocks are decoupled: PCLKA (up to 120 MHz) drives MTU3a and RSPI, while PCLKB (up to 60 MHz) serves TMRb, CMT, and most timers.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv3 32-bit, 120 MHz max, 707 CoreMark score - enables deterministic real-time execution in motor control and protocol stacks. |
| Memory | 2 MB code flash (dual-bank, BGO programming), 8 KB data flash (100k erase cycles), 384 KB SRAM (no wait states) - supports secure OTA updates and large buffer-intensive applications. |
| Analog Peripherals | Dual 12-bit S12AD units (8 + 12 channels), 0.48 µs conversion time, self-diagnostic & input disconnection detection - meets IEC60730 Class B requirements for sensor monitoring. |
| Security | Trusted Secure IP (TSIP) with AES128/192/256, RSA, ECC, TRNG, SHA256, and key copy prevention - provides hardware-rooted trust for firmware signing and encrypted storage. |
| Connectivity | 2-channel CAN (ISO11898-1, 32 mailboxes), USB 2.0 FS host/function/OTG, SDHI (25 MB/s), QSPIX (fetch from serial flash), 3× RIIC/RIICHS (up to 3.4 Mbps) - enables robust fieldbus integration and local storage expansion. |
| Package & Temp | PTLG0145JC-A (145-pin TFLGA, 9 × 9 mm, 0.65-mm pitch), –40°C to +85°C (D-version) - suitable for compact industrial PCBs with thermal cycling requirements. |
Pinout & Package
Package: PTLG0145JC-A - 145-pin Thin Fine-Pitch Land Grid Array, 9 × 9 mm body, 0.65-mm pitch, 111 general-purpose I/O pins (20 with 5-V tolerance), 1 dedicated input pin, full pull-up and open-drain support.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / AVCC0 / AVCC1 | Core & analog power supply | 2.7–3.6 V single supply; AVCC0/AVCC1 independently power analog peripherals and ADC reference - enables noise-isolated precision measurement. |
| VBATT | Backup power input | Supplies RTC, backup registers, and sub-clock oscillator during main power loss - ensures uninterrupted timekeeping and tamper logging. |
| XTAL / EXTAL | Main crystal oscillator terminals | Supports 8–24 MHz external crystal; paired with on-chip PLL for stable 120-MHz system clock - critical for USB timing and CAN bit-rate accuracy. |
| RTCIN / RTCOUT | 32.768-kHz sub-clock oscillator | Connects to external tuning-fork crystal; powers RTC and calendar functions in deep software standby - enables battery-backed time stamping. |
| USB_DP / USB_DM | USB 2.0 full-speed differential pair | Integrated transceiver with no external pull-ups required; supports host, device, and OTG modes - reduces BOM count and layout complexity. |
| SD0_CMD / SD0_CLK / SD0_DAT[0:3] | SD host interface signals | 1- or 4-bit SD bus supporting SD Memory Card Ver. 3.01 and SDIO Ver. 3.00 - enables local data logging and firmware storage without external controller. |
Key Features
| Feature | Design Value |
|---|---|
| IEC60730 Safety Support | Oscillation-stop detection, CRC accelerator, IWDTa with window function, A/D self-diagnostic, register write protection - certified path for Class B functional safety compliance. |
| Capacitive Touch Sensing (CTSUa) | 17-key self-capacitance or 64-key mutual-capacitance matrix - enables robust, low-noise touch HMI without external ICs or shielding. |
| Event Link Controller (ELC) | 99 internal event signals routed without CPU intervention - allows timer-triggered ADC sampling, PWM-triggered PPG output, or interrupt-driven DMA transfers. |
| Low-Power Modes | Sleep, all-module clock stop, software standby, and deep software standby (4 KB standby RAM retained) - achieves µA-level current draw during idle periods. |
| QSPIX Interface | Quad-SPI, dual-SPI, and extended SPI protocols with 8/16/24/32-bit addressing - enables direct XIP execution from external serial flash, reducing boot time and code size constraints. |
Applications
| Industrial HMI Panel | Smart Energy Meter |
|---|---|
|
Use Scenario: Touch-enabled display with real-time energy visualization, tariff switching, and local data logging via SD card. IC Role / Device Role / Timing Role: Main application MCU managing CTSU touch inputs, SSIE audio feedback, SDHI storage, and dual CAN for utility communication. Use Value: Integrated QSPIX enables fast boot from external flash; TSIP secures firmware updates; RTC with VBATT backup maintains accurate billing timestamps. |
Use Scenario: DIN-rail mounted meter performing voltage/current harmonics analysis, tamper detection, and secure DLMS/COSEM over PLC or RF. IC Role / Device Role / Timing Role: Safety-certified controller executing IEC60730 diagnostics, 12-bit dual A/D sampling at 2.08 MSPS aggregate, and CAN/USB for field service access. Use Value: Self-diagnostic A/D and MPU prevent undetected sensor faults; 100k-cycle data flash stores lifetime calibration coefficients; temperature sensor monitors internal drift. |
| Home Automation Gateway | Motor Control Edge Node |
|
Use Scenario: Multi-protocol hub connecting Zigbee/Z-Wave devices to cloud via Ethernet/Wi-Fi, with local voice command processing. IC Role / Device Role / Timing Role: Protocol translation engine using USB (for dongles), RIICHS (for sensors), and remote control signal receiver (REMCa) for IR learning. Use Value: REMCa's 8-byte pattern-matching buffer captures IR codes without CPU load; 384 KB SRAM hosts multiple concurrent protocol stacks; TSIP encrypts local voice models. |
Use Scenario: Compact BLDC driver with Hall-sensor feedback, field-oriented control, and overcurrent protection. IC Role / Device Role / Timing Role: Real-time motion controller coordinating MTU3a complementary PWM, TPUa phase counting, and CMTW dead-time compensation. Use Value: Simultaneous PWM update and A/D trigger synchronization ensures <100 ns timing jitter; POE3a detects short-circuit faults and forces high-Z outputs within 1 µs. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 32-bit industrial MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F5670EDDFM#10 | Same RX671 Group, identical package and pinout, but with 1 MB code flash and 256 KB SRAM instead of 2 MB/384 KB. | Targeted at cost-sensitive designs where firmware footprint and buffer depth are constrained. | Select when application code size remains under 1 MB and real-time buffering needs are ≤256 KB SRAM. |
| R5F566TEADFP#30 | RX66T Group part in 100-pin LQFP; 160 MHz CPU, no TSIP, no SDHI, no QSPIX, but enhanced MTU3 with 3-phase PWM and encoder interfaces. | Focused on high-performance motor control with minimal connectivity requirements. | Choose for servo drives or inverters needing >120 MHz timing resolution and advanced PWM, where security and storage are secondary. |
Compared with R5F5671EDDFM#10, the R5F5670EDDFM#10 offers identical peripheral set and safety features at reduced memory capacity, while the R5F566TEADFP#30 trades connectivity and security for higher PWM precision and motor-specific timers - making each optimal for distinct subsystem roles in industrial architecture.
Availability
R5F5671EDDFM#10 is available at Aetrix Electronics and suitable for industrial HMI, smart metering, home automation gateways, and motor control edge nodes requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for R5F5671EDDFM#10 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RX671 Group is designed for high-integrity industrial applications demanding functional safety, rich connectivity, and secure firmware execution - targeting smart meters, PLCs, and human-machine interfaces with IEC60730 certification paths.
FAQ
What is the maximum operating frequency and CoreMark score of the R5F5671EDDFM#10?
The R5F5671EDDFM#10 operates at a maximum frequency of 120 MHz and achieves 707 CoreMark points under benchmark conditions. This performance stems from the RXv3 CPU core's optimized pipeline and dual-bank flash with zero-wait access at 60 MHz or cache hits at 120 MHz - enabling deterministic real-time response in R5F5671EDDFM#10-based control loops.
Does the R5F5671EDDFM#10 support IEC60730 Class B compliance out of the box?
Yes, the R5F5671EDDFM#10 includes hardware features required for IEC60730 Class B: oscillation-stop detection, CRC accelerator, independent watchdog timer (IWDTa) with window function, A/D self-diagnostic, and register write protection. These are documented in the R01DS0373EJ0120 datasheet and form the foundation for certified safety firmware on the R5F5671EDDFM#10.
What package type and pin count does the R5F5671EDDFM#10 use?
The R5F5671EDDFM#10 uses the PTLG0145JC-A package: a 145-pin Thin Fine-Pitch Land Grid Array measuring 9 × 9 mm with 0.65-mm pitch. It provides 111 general-purpose I/O pins (20 with 5-V tolerance), 1 dedicated input, and full support for pull-up, open-drain, and programmable drive strength - matching the mechanical and thermal requirements of compact industrial PCBs.
Can the R5F5671EDDFM#10 execute code directly from external serial flash memory?
Yes, the R5F5671EDDFM#10 supports XIP (execute-in-place) from external serial flash via its QSPIX interface, which implements quad-SPI, dual-SPI, and extended SPI protocols. Address width is selectable (8/16/24/32 bits), and the interface is designed for low-latency fetch - enabling faster boot and reduced on-chip flash dependency in R5F5671EDDFM#10 deployments.
What security features does the R5F5671EDDFM#10 provide for firmware protection?
The R5F5671EDDFM#10 integrates Trusted Secure IP (TSIP) with AES128/192/256, RSA, ECC, SHA256, MD5, TRNG, and hardware key protection against illicit copying. It also supports Trusted Memory (TM) to restrict instruction execution to protected code areas - collectively enabling secure boot, encrypted firmware updates, and runtime integrity verification on the R5F5671EDDFM#10.
R5F5671EDDFM#10 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 64-LQFP
- Series:
- RX671
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RXv3
- Core Size:
- 32-Bit Single-Core
- Speed:
- 120MHz
- Connectivity:
- I2C, LINbus, QSPI, SCI, SPI, USB
- Peripherals:
- Capacitive Touch, DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 44
- Program Memory Size:
- 2MB (2M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 384K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 10x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F5671EDDFM#10 FAQ
1.How can I place an order for R5F5671EDDFM#10 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F5671EDDFM#10 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F5671EDDFM#10 reliable?
The price and inventory of R5F5671EDDFM#10 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F5671EDDFM#10 is usually 5 days.
3.What payment methods are accepted for R5F5671EDDFM#10?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F5671EDDFM#10 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F5671EDDFM#10?
R5F5671EDDFM#10 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F5671EDDFM#10 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F5671EDDFM#10?
For technical support, including R5F5671EDDFM#10 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F5671EDDFM#10 requirements.
6.How does Aetrix verify that R5F5671EDDFM#10 is sourced from the original manufacturer or authorized distributors?
All R5F5671EDDFM#10 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F5671EDDFM#10 meets industry standards.
7.What is the process for return or replacement of R5F5671EDDFM#10?
All R5F5671EDDFM#10 units undergo pre-shipment inspection (PSI). If there is an issue with R5F5671EDDFM#10, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F5671EDDFM#10 part is unused and in its original packaging.
Return procedure for R5F5671EDDFM#10:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F5671EDDFM#10 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

