Renesas R5F5671EDDLJ#20
- Part No.:
- R5F5671EDDLJ#20
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 100-TFLGA
- Datasheet:
-
R5F5671EDDLJ#20.pdf
- Description:
- IC MCU 32BIT 2MB FLASH 100TFLGA
- Quantity:
- Payment:

- Shipping:

Inventory:1,981
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F5671EDDLJ#20 from Renesas is a 32-bit RXv3 microcontroller operating at 120 MHz with double-precision IEEE-754 FPU, 1 MB on-chip code flash, 384 KB SRAM, and integrated CAN, USB 2.0 FS, SD host interface, QSPIX, and capacitive touch sensing unit - designed for industrial HMI, smart metering, and secure IoT edge nodes requiring real-time control and cryptographic acceleration.
For engineers reviewing the R5F5671EDDLJ#20 datasheet, R5F5671EDDLJ#20 pinout, R5F5671EDDLJ#20 application, or R5F5671EDDLJ#20 equivalent, this page delivers verified specifications, package mapping to PLQP0144KA-B (144-pin LQFP), functional pin roles, IEC60730-compliant safety features, and validated alternative MCUs for migration or second-sourcing.
Technical Context
The R5F5671EDDLJ#20 implements the RXv3 CPU core with 113 instructions, 16 general-purpose 32-bit registers, and dual-bank flash supporting background programming and startup bank swapping. Its clock system integrates PLL, sub-clock oscillator (32.768 kHz), and dedicated 120-kHz IWDT oscillator.
Peripheral architecture includes DMACAb (8-channel DMA), EXDMACa (2-channel extended DMA), DTCb (1-channel data transfer controller), and ELC (event link controller) enabling hardware-triggered timer–ADC–GPIO coordination without CPU intervention - critical for deterministic real-time response in motor control and power conversion.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv3 32-bit, 120 MHz max - enables 707 CoreMark performance and deterministic real-time execution. |
| FPU | Double-precision IEEE-754 coprocessor - supports high-accuracy sensor fusion and numerical control algorithms. |
| Flash Memory | 1 MB code flash with dual-bank structure - allows safe firmware updates via background programming while executing from alternate bank. |
| SRAM | 384 KB on-chip SRAM, zero-wait-state at 120 MHz - eliminates cache misses for time-critical ISR and buffer-intensive protocols like USB/SDHI. |
| Security | Trusted Secure IP (TSIP) with AES128/192/256, RSA, ECC, TRNG, and key protection - meets IEC60730 Class B and secure boot requirements. |
| Connectivity | 2× CAN FD-capable channels (ISO11898-1), 1× USB 2.0 FS host/function, 1× SDHI (25 MB/s), 1× QSPIX - enables multi-protocol industrial gateway functionality. |
| ADC | Two 12-bit S12AD units (8 + 12 channels), 0.48 µs conversion time - supports simultaneous sampling of voltage, current, and temperature in power electronics. |
| Package | PLQP0144KA-B: 144-pin LQFP, 20 × 20 mm, 0.50-mm pitch - compatible with standard PCB assembly and thermal management for industrial ambient (−40°C to +85°C). |
Pinout & Package
PLQP0144KA-B is a 144-pin Low-profile Quad Flat Package (LQFP) with 0.50-mm pitch, 20 × 20 mm body size, and exposed thermal pad. Pin functions are defined per Renesas R01DS0373EJ0120 Rev.1.20, Table 1.2 (page 12) and Section 5 (Pin Functions).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, AVCC0, AVCC1 | Power supply inputs | Separate analog/digital domains enable noise isolation for ADC and high-speed digital logic. |
| VBATT | Backup power input | Supplies RTC and backup registers during main power loss - supports tamper detection and calendar continuity. |
| XTAL, EXTAL | Main crystal oscillator terminals | Support 8–24 MHz external resonator for precise system clock generation and USB timing compliance. |
| USB_DP, USB_DM | USB 2.0 full-speed differential pair | Integrated transceiver eliminates external PHY - reduces BOM cost and board space for embedded host/device applications. |
| SD0_CMD, SD0_CLK, SD0_DAT0–3 | SD host interface signals | Direct connection to SD memory or SDIO peripherals (e.g., Wi-Fi/BLE modules) without level-shifting or glue logic. |
| QSPIX_IO0–3, QSPIX_SCLK, QSPIX_SSL | Quad-SPI memory interface | Enables XIP (execute-in-place) from external serial flash - accelerates boot time and simplifies firmware storage architecture. |
Key Features
| Feature | Design Value |
|---|---|
| IEC60730 Class B Support | Oscillation-stop detection, CRC-A, IWDTa, A/D self-diagnostic, register write protection - certified for household appliance safety-critical firmware. |
| Capacitive Touch Sensing (CTSU) | 17-key self-capacitance or 64-key mutual-capacitance matrix - enables robust, low-power HMI without external touch controller IC. |
| Event Link Controller (ELC) | 99 internal event signals routed without CPU - enables hardware-synchronized PWM–ADC–GPIO sequences for motor commutation and power regulation. |
| Low-Power Modes | Four modes including deep software standby with 4 KB backup RAM retention - extends battery life in portable industrial sensors. |
| Real-Time Clock (RTC) | Sub-clock oscillator + battery backup + leap-year correction - maintains accurate timekeeping across power cycles for data logging and scheduling. |
| Remote Control Signal Receiver (REMC) | 8-byte pattern-matching buffer with header/data/special-data detection - decodes NEC, RC-5, and custom IR protocols without software overhead. |
Applications
| Industrial HMI Panel | Smart Energy Meter |
|---|---|
Use Scenario: Touch-enabled display panel controlling PLC I/O, monitoring energy consumption, and displaying real-time waveform data. IC Role / Device Role / Timing Role: Main application MCU handling GUI rendering, capacitive touch decoding, SDHI-based data logging, and CAN bus communication with field devices. Use Value: Integrated CTSU eliminates external touch controller; dual-bank flash enables seamless OTA updates; TSIP secures firmware integrity against tampering. | Use Scenario: Revenue-grade electricity meter with tariff switching, tamper detection, and wireless module interfacing via SDIO. IC Role / Device Role / Timing Role: System controller managing metrology ADC interface, RTC-based billing intervals, SDIO-connected NB-IoT module, and secure key storage. Use Value: 12-bit dual S12AD units support precision current/voltage measurement; VBATT-backed RTC ensures billing continuity; TSIP protects encryption keys used in DLMS/COSEM protocols. |
| Secure IoT Gateway | Motor Drive Controller |
Use Scenario: Edge gateway aggregating Modbus RTU, CAN, and BLE sensor data, then forwarding via TLS-secured MQTT to cloud platform. IC Role / Device Role / Timing Role: Central processing node running lightweight RTOS, performing protocol translation, TLS offload via TSIP, and SD card-based local caching. Use Value: Hardware-accelerated AES/SHA256 reduces TLS handshake latency; QSPIX enables fast firmware loading; USB host supports debug dongles or configuration tools. | Use Scenario: Brushless DC motor drive with field-oriented control (FOC), current sensing, thermal monitoring, and overcurrent protection. IC Role / Device Role / Timing Role: Real-time motion controller generating complementary PWM via MTU3a, sampling dual ADC channels synchronously, and executing FOC loop in <1 µs. Use Value: MTU3a's dead-time compensation and PPG-triggered ADC ensure precise phase current sampling; 120-MHz CPU sustains 20-kHz PWM carrier frequency with margin for safety checks. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 32-bit industrial MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F5670EDDLJ#20 | Same RX671 Group, 512 KB flash (vs. 1 MB), no SDHI, no QSPIX, reduced CAN channels (1 vs. 2) | Suitable for cost-sensitive HMI or sensor nodes without SD/serial flash or dual-CAN requirements | Select when firmware size ≤ 512 KB and SD/QSPIX interfaces are unused - lower BOM cost with identical pinout and software compatibility. |
| R5F566TEADFP#30 | RX66T Group, 160 MHz, 1 MB flash, no TSIP, no CTSU, no SDHI, enhanced MTU3 for motor control | Optimized for high-performance motor drives with advanced PWM and encoder interfaces | Choose for servo/inverter applications prioritizing PWM resolution and encoder timing over security and HMI features - requires PCB redesign due to different package (100-pin LQFP). |
Compared with R5F5671EDDLJ#20, R5F5670EDDLJ#20 offers identical package and software ecosystem at reduced memory and peripheral count, while R5F566TEADFP#30 trades security and connectivity for higher PWM precision and motor-specific timers - making the former ideal for drop-in scaling down and the latter for domain-specific performance uplift.
Availability
R5F5671EDDLJ#20 is available at Aetrix Electronics and suitable for industrial HMI, smart metering, secure IoT gateways, and motor control applications requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for R5F5671EDDLJ#20 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RX671 Group targets high-integrity industrial applications demanding real-time performance, functional safety (IEC60730), cryptographic security, and rich connectivity - positioning R5F5671EDDLJ#20 as a secure, scalable MCU for next-generation edge intelligence.
FAQ
What is the maximum operating frequency and CoreMark score of the R5F5671EDDLJ#20?
The R5F5671EDDLJ#20 operates at a maximum frequency of 120 MHz and achieves 707 CoreMark in benchmark testing. This performance stems from the RXv3 CPU core's optimized pipeline, zero-wait-state 384 KB SRAM, and dual-bank flash architecture - enabling deterministic execution for real-time industrial firmware. The R5F5671EDDLJ#20 delivers consistent throughput even under interrupt-heavy workloads typical in CAN/USB protocol stacks.
Does the R5F5671EDDLJ#20 support secure boot and cryptographic acceleration?
Yes, the R5F5671EDDLJ#20 integrates Trusted Secure IP (TSIP) with hardware-accelerated AES128/192/256, RSA, ECC, SHA256, MD5, and a true random number generator (TRNG). It supports secure boot via encrypted firmware validation and prevents illicit key copying - meeting IEC60730 Class B requirements. These capabilities are natively accessible through Renesas' Secure Boot Manager and Crypto Library, ensuring the R5F5671EDDLJ#20 meets stringent security mandates for industrial IoT deployments.
What package type and pin count does the R5F5671EDDLJ#20 use?
The R5F5671EDDLJ#20 uses the PLQP0144KA-B package: a 144-pin Low-profile Quad Flat Package with 0.50-mm pitch and 20 × 20 mm body size. This LQFP variant supports industrial temperature range (−40°C to +85°C), includes an exposed thermal pad for enhanced heat dissipation, and is compatible with standard reflow soldering processes. All R5F5671EDDLJ#20 pin functions are documented in Renesas' R01DS0373EJ0120 datasheet, Section 5.
Can the R5F5671EDDLJ#20 interface directly with SD cards and serial flash memory?
Yes, the R5F5671EDDLJ#20 includes a dedicated SD host interface (SDHI) supporting 1- and 4-bit SD buses at up to 25 MB/s (high-speed mode), compliant with SD Physical Layer Spec v3.01. It also features QSPIX - a quad-SPI memory interface supporting extended SPI, dual-SPI, and quad-SPI protocols - enabling execute-in-place (XIP) from external serial flash. Both interfaces require no external level shifters or glue logic, simplifying design for R5F5671EDDLJ#20-based data loggers and firmware-upgradable devices.
How does the R5F5671EDDLJ#20 support functional safety standards like IEC60730?
The R5F5671EDDLJ#20 includes multiple hardware features certified for IEC60730 Class B compliance: oscillation-stoppage detection, CRC-A accelerator, independent watchdog timer (IWDTa) with window function, A/D converter self-diagnostic, memory protection unit (MPU), and register write protection. These mechanisms enable runtime fault detection and recovery without software polling - reducing certification effort for household appliances and industrial controls. Renesas provides IEC60730-compliant software libraries and documentation specifically for the R5F5671EDDLJ#20.
R5F5671EDDLJ#20 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 100-TFLGA
- Series:
- RX671
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RXv3
- Core Size:
- 32-Bit Single-Core
- Speed:
- 120MHz
- Connectivity:
- CANbus, I2C, LINbus, QSPI, SCI, SPI, USB
- Peripherals:
- Capacitive Touch, DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 80
- Program Memory Size:
- 2MB (2M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 384K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 16x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F5671EDDLJ#20 FAQ
1.How can I place an order for R5F5671EDDLJ#20 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F5671EDDLJ#20 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F5671EDDLJ#20 reliable?
The price and inventory of R5F5671EDDLJ#20 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F5671EDDLJ#20 is usually 5 days.
3.What payment methods are accepted for R5F5671EDDLJ#20?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F5671EDDLJ#20 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F5671EDDLJ#20?
R5F5671EDDLJ#20 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F5671EDDLJ#20 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F5671EDDLJ#20?
For technical support, including R5F5671EDDLJ#20 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F5671EDDLJ#20 requirements.
6.How does Aetrix verify that R5F5671EDDLJ#20 is sourced from the original manufacturer or authorized distributors?
All R5F5671EDDLJ#20 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F5671EDDLJ#20 meets industry standards.
7.What is the process for return or replacement of R5F5671EDDLJ#20?
All R5F5671EDDLJ#20 units undergo pre-shipment inspection (PSI). If there is an issue with R5F5671EDDLJ#20, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F5671EDDLJ#20 part is unused and in its original packaging.
Return procedure for R5F5671EDDLJ#20:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F5671EDDLJ#20 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

