My Inquiry
My Account
Renesas R5F5671EDDNE#30
- Part No.:
- R5F5671EDDNE#30
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 48-WFQFN Exposed Pad
- Datasheet:
-
R5F5671EDDNE#30.pdf
- Description:
- IC MCU 32BIT 2MB FLASH 48WFQFN
- Quantity:
- Payment:
- Shipping:
Inventory:411
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F5671EDDNE#30 from Renesas is a 32-bit RXv3 microcontroller operating at up to 120 MHz, featuring double-precision IEEE-754 FPU, 2 MB on-chip code flash with dual-bank support, 384 KB SRAM, and integrated capacitive touch sensing unit (CTSU) supporting up to 64 keys via mutual capacitance. It targets industrial HMI, smart metering, and secure IoT edge nodes requiring real-time control, cryptographic acceleration, and low-power RTC backup.
For engineers reviewing the R5F5671EDDNE#30 datasheet, R5F5671EDDNE#30 pinout, R5F5671EDDNE#30 application, or R5F5671EDDNE#30 equivalent, key selection considerations include its 145-pin TFLGA (0.65-mm pitch) package, TSIP-based AES256/SHA256/TRNG security engine, dual CAN 2.0B channels with 32 mailboxes each, SD host interface supporting 25 MB/s, and QSPIX for serial flash execution - all validated for IEC60730 Class B compliance.
Technical Context
The R5F5671EDDNE#30 implements the RXv3 CPU core with 113 instructions, including DSP and floating-point extensions, and supports little-endian or big-endian data arrangement. Its clock system integrates PLL, sub-clock oscillator (32.768 kHz), and dedicated IWDT 120-kHz oscillator, enabling independent domain clocking: ICLK up to 120 MHz for CPU/QSPIX, PCLKA up to 120 MHz for MTU/RSPI/RIICHS, and PCLKB up to 60 MHz for most peripherals including S12AD units.
Memory architecture includes dual-bank 2-MB code flash (1-wait at 120 MHz), 8-KB reprogrammable data flash (100,000 cycles), 384-KB zero-wait SRAM, and 4-KB standby RAM backed by VBATT. Peripheral integration spans USB 2.0 FS host/function/OTG, two CAN channels, 13 SCI variants (including LIN-capable SCIh), RIIC/RIICHS (up to 3.4 Mbps), SDHI, and CMTW/TPUa/MTU3a timers supporting PWM, phase counting, and dead-time compensation for motor control.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv3 32-bit, 120 MHz max - enables deterministic real-time execution with 707 CoreMark performance and double-precision FPU for sensor fusion or control algorithms. |
| Memory | 2 MB code flash (dual-bank), 8 KB data flash (100k cycles), 384 KB SRAM - supports firmware updates without interruption and robust data logging in battery-backed applications. |
| Security | Trusted Secure IP (TSIP) with AES128/192/256, RSA, ECC, SHA256, TRNG - provides hardware-accelerated cryptographic operations compliant with IEC60730 safety requirements. |
| Timers & PWM | MTU3a (9-channel), TPUa (6-channel), CMTW (2×32-bit) - delivers multi-phase complementary PWM with programmable dead time for 3-phase inverter control and precise event timing. |
| Analog | Two 12-bit S12AD units (8+12 ch), self-diagnostic, disconnection detection - ensures reliable sensor acquisition in industrial monitoring with built-in fault detection. |
| Package | TFLGA-145 (9 × 9 mm, 0.65-mm pitch) - provides 111 GPIOs with 5-V tolerance, open-drain capability, and integrated capacitive touch sensing (17 self-capacitance or 64 mutual-capacitance keys). |
| Interfaces | USB 2.0 FS host/function/OTG, 2× CAN 2.0B, SDHI (25 MB/s), QSPIX, 3× RIIC/RIICHS (3.4 Mbps), 13× SCI variants - enables connectivity-rich designs including metering gateways and secure HMI controllers. |
Pinout & Package
R5F5671EDDNE#30 is housed in a 145-pin Thin Fine-Pitch Land Grid Array (TFLGA) package measuring 9 mm × 9 mm with 0.65-mm pitch. This package supports 111 general-purpose I/O pins, 20 of which are 5-V tolerant, and integrates dedicated pins for USB differential signaling, CAN transceivers, SD card interface, QSPIX, and CTSU electrode connections.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / AVCC0 / AVCC1 | Core & analog power supply | 2.7–3.6 V operation; AVCC0/AVCC1 power S12AD units and internal regulators - requires separate decoupling per datasheet layout guidelines. |
| VBATT | Backup power input | Supplies RTC, backup registers, and sub-clock oscillator during main power loss - enables continuous timekeeping and tamper detection in deep software standby mode. |
| XTAL / EXTAL | Main crystal oscillator terminals | Supports 8–24 MHz external crystal; paired with on-chip PLL to generate 120-MHz ICLK - critical for high-accuracy timing in communication and control loops. |
| USB_DP / USB_DM | USB 2.0 full-speed differential pair | Integrated transceiver eliminates need for external PHY; supports host/function/OTG modes - simplifies USB peripheral integration in field-deployable devices. |
| TXD0 / RXD0 | SCI0 asynchronous serial interface | Configurable as UART for debug, bootloader, or host communication; supports LIN framing and auto-baud rate detection - enables robust diagnostics and firmware updates. |
| CTSU_S0–S16 | Capacitive touch sensing electrodes | Direct connection to CTSU analog front-end; supports mutual capacitance matrix (17 pins → 64 keys) - enables sleek, waterproof touch panels without external controllers. |
| SD_CLK / SD_CMD / SD_DAT0–3 | SD host interface signals | 1- or 4-bit SD bus supporting SD memory and SDIO cards; complies with Physical Layer Spec v3.01 - allows local data storage and Wi-Fi/BLE module interfacing. |
Key Features
| Feature | Design Value |
|---|---|
| Dual-bank code flash with background programming | Enables seamless firmware updates: new code writes to inactive bank while active bank executes - no system downtime during field upgrades. |
| Trusted Secure IP (TSIP) cryptographic engine | Hardware-accelerated AES256 encryption, SHA256 hashing, and true-random number generation - meets IEC60730 Class B security requirements without software overhead. |
| Capacitive touch sensing unit (CTSU) | Supports both self- and mutual-capacitance methods on same pins; 64-key matrix detection with noise immunity - eliminates mechanical buttons in industrial HMIs and consumer appliances. |
| IEC60730-compliant safety functions | Oscillation-stoppage detection, CRC-A for flash, IWDTa windowed watchdog, A/D self-diagnostic, register write protection - reduces certification effort for white goods and medical peripherals. |
| Event Link Controller (ELC) | 99 internal event signals routed without CPU intervention - enables timer-triggered ADC sampling, PWM-triggered PPG pulses, or CAN-interrupt-driven GPIO toggling for deterministic real-time response. |
Applications
| Smart Energy Metering | Industrial HMI Controller |
|---|---|
|
Use Scenario: Three-phase electricity meter with tariff switching, tamper detection, and secure firmware updates over PLC or RF link. IC Role / Device Role / Timing Role: Main application MCU handling metrology calculations (via S12AD + CMTW), secure key management (TSIP), RTC calendar functions, and SDHI-based log storage. Use Value: Dual-bank flash enables safe over-the-air updates; TSIP prevents firmware cloning; 120-MHz RXv3 core processes harmonic analysis in real time. |
Use Scenario: Panel-mounted HMI for PLC-controlled machinery with touch interface, USB configuration port, and CAN bus diagnostics. IC Role / Device Role / Timing Role: Central controller managing CTSU touch input, RSPI-connected display driver, CAN communication with drives, and USB host for parameter loading. Use Value: Mutual-capacitance CTSU supports glove-friendly operation; 145-pin TFLGA provides ample GPIO for LED indicators and relay drivers; QSPIX fetches GUI assets from serial flash. |
| Secure IoT Gateway | Motor Control Node |
|
Use Scenario: Edge gateway aggregating BLE/Wi-Fi sensor data, performing local analytics, and forwarding encrypted payloads to cloud via Ethernet or cellular modem. IC Role / Device Role / Timing Role: Secure processing node executing TLS handshake (TSIP), managing multiple UART/SCI interfaces, and buffering data in 384-KB SRAM before transmission. Use Value: Hardware TRNG and AES256 accelerate TLS stack; 13 SCI channels support concurrent sensor protocols; SDHI stores offline logs during network outages. |
Use Scenario: Brushless DC motor drive with field-oriented control (FOC), current sensing, thermal monitoring, and CAN-based command interface. IC Role / Device Role / Timing Role: Real-time motor controller using MTU3a for 3-phase complementary PWM, S12AD for shunt current measurement, and temperature sensor for thermal protection. Use Value: Dead-time compensation and synchronous PWM updates ensure clean commutation; 120-MHz core runs FOC loop <10 µs; CMTW timers provide precise current sampling triggers. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 32-bit MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F566TEADFP#30 | RX66T Group; 160 MHz CPU; 1 MB flash; no TSIP; 128-pin LQFP; lacks SDHI and QSPIX | Targeted at motor control only - optimized for MTU3 timers and encoder interfaces but lacks security and storage interfaces needed for gateways or meters. | Select when prioritizing higher PWM resolution and lower cost over cryptographic security and external storage. |
| R7FA6M2AF3CFP#AA0 | RA6M2 Group (Arm Cortex-M4); 100 MHz; 1 MB flash; TrustZone; 100-pin LQFP; no CTSU or SDHI | Focused on general-purpose secure MCU use - offers Arm ecosystem compatibility and TrustZone but omits capacitive touch and SD host required for HMI/metering. | Choose for projects requiring Arm toolchain alignment and moderate security, where touch interface and SD storage are not required. |
Compared with R5F5671EDDNE#30, the R5F566TEADFP#30 trades security and storage for higher PWM precision and lower package cost, while the R7FA6M2AF3CFP#AA0 sacrifices CTSU and SDHI to deliver Arm-based security in a smaller footprint - making R5F5671EDDNE#30 uniquely balanced for secure, storage-enabled, touch-capable industrial edge nodes.
Availability
R5F5671EDDNE#30 is available at Aetrix Electronics and suitable for smart energy metering, industrial HMI controllers, secure IoT gateways, and motor control nodes requiring stable component supply across extended product lifecycles.
Supply support for R5F5671EDDNE#30 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and enterprise applications.
The RX671 Group, including R5F5671EDDNE#30, was designed for high-reliability industrial edge applications demanding real-time performance, functional safety (IEC60730), cryptographic security, and rich human-machine interface capabilities - especially where touch, SD storage, and dual CAN are essential.
FAQ
What is the maximum operating frequency and CPU architecture of the R5F5671EDDNE#30?
The R5F5671EDDNE#30 features a 32-bit RXv3 CPU core with a maximum operating frequency of 120 MHz. It achieves 707 CoreMark performance and includes double-precision IEEE-754 floating-point support. The core implements 113 instructions, supports little-endian or big-endian data arrangement, and integrates a 32×32→64-bit multiplier and barrel shifter - all confirmed in the R01DS0373EJ0120 datasheet Rev.1.20.
Does the R5F5671EDDNE#30 support secure boot and cryptographic acceleration?
Yes, the R5F5671EDDNE#30 integrates Renesas' Trusted Secure IP (TSIP) engine, providing hardware-accelerated AES128/192/256, RSA, ECC, SHA1/224/256, MD5, GHASH, and a true-random number generator (TRNG). These features enable secure boot, firmware authentication, and TLS offload - all validated for IEC60730 Class B compliance per the official datasheet.
What package type and pin count does the R5F5671EDDNE#30 use?
The R5F5671EDDNE#30 uses a 145-pin Thin Fine-Pitch Land Grid Array (TFLGA) package measuring 9 mm × 9 mm with 0.65-mm pitch (part number PTLG0145JC-A). It provides 111 general-purpose I/O pins, 20 of which are 5-V tolerant, and supports capacitive touch sensing, USB, CAN, SDHI, and QSPIX interfaces - as specified in Table 1.2 of the R01DS0373EJ0120 datasheet.
Can the R5F5671EDDNE#30 execute code directly from external serial flash memory?
Yes, the R5F5671EDDNE#30 includes a Quad-SPI memory interface (QSPIX) that supports direct execution (XIP) from external SPI-compatible flash memory. It supports extended SPI, dual-SPI, and quad-SPI protocols with selectable address widths (8/16/24/32 bits), enabling efficient GUI asset loading or firmware overlay execution without copying to internal RAM.
What are the key safety and reliability features of the R5F5671EDDNE#30 for industrial applications?
The R5F5671EDDNE#30 includes multiple IEC60730-compliant safety features: oscillation-stoppage detection, CRC-A for flash integrity, windowed independent watchdog timer (IWDTa), A/D converter self-diagnostic, register write protection, and voltage-monitoring reset circuits. These are explicitly documented in the "Useful functions for IEC60730 compliance" section of the R01DS0373EJ0120 datasheet.
R5F5671EDDNE#30 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 48-WFQFN Exposed Pad
- Series:
- RX671
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RXv3
- Core Size:
- 32-Bit Single-Core
- Speed:
- 120MHz
- Connectivity:
- I2C, LINbus, QSPI, SCI, SPI, UART/USART
- Peripherals:
- Capacitive Touch, DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 33
- Program Memory Size:
- 2MB (2M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 384K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 8x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F5671EDDNE#30 FAQ
1.How can I place an order for R5F5671EDDNE#30 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F5671EDDNE#30 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F5671EDDNE#30 reliable?
The price and inventory of R5F5671EDDNE#30 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F5671EDDNE#30 is usually 5 days.
3.What payment methods are accepted for R5F5671EDDNE#30?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F5671EDDNE#30 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F5671EDDNE#30?
R5F5671EDDNE#30 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F5671EDDNE#30 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F5671EDDNE#30?
For technical support, including R5F5671EDDNE#30 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F5671EDDNE#30 requirements.
6.How does Aetrix verify that R5F5671EDDNE#30 is sourced from the original manufacturer or authorized distributors?
All R5F5671EDDNE#30 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F5671EDDNE#30 meets industry standards.
7.What is the process for return or replacement of R5F5671EDDNE#30?
All R5F5671EDDNE#30 units undergo pre-shipment inspection (PSI). If there is an issue with R5F5671EDDNE#30, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F5671EDDNE#30 part is unused and in its original packaging.
Return procedure for R5F5671EDDNE#30:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F5671EDDNE#30 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
