My Inquiry
My Account
Renesas R5F5671EDGBP#20
- Part No.:
- R5F5671EDGBP#20
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 64-TFBGA
- Datasheet:
-
R5F5671EDGBP#20.pdf
- Description:
- IC MCU 32BIT 2MB FLASH 64TFBGA
- Quantity:
- Payment:
- Shipping:
Inventory:490
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F5671EDGBP#20 from Renesas is a 32-bit RXv3 microcontroller operating at up to 120 MHz, featuring double-precision IEEE-754 FPU, 2 MB on-chip code flash with dual-bank support, 384 KB SRAM (no wait states), and integrated CAN, USB 2.0 FS, QSPIX, SDHI, and capacitive touch sensing - deployed in industrial HMI, smart metering, and motor control systems requiring IEC60730 compliance.
For engineers reviewing the R5F5671EDGBP#20 datasheet, R5F5671EDGBP#20 pinout, R5F5671EDGBP#20 application, or R5F5671EDGBP#20 equivalent, this MCU delivers deterministic real-time performance with hardware-accelerated encryption (TSIP), 12-bit dual A/D converters, RTC with battery backup, and four low-power modes for energy-constrained embedded designs.
Technical Context
The R5F5671EDGBP#20 implements the RXv3 CPU core with 113 instructions, including DSP and floating-point extensions, and supports little-endian or big-endian data arrangement. Its memory subsystem includes 2 MB code flash (1-wait at 120 MHz), 8 KB data flash (100,000 write cycles), and 384 KB SRAM with no wait states at full speed.
Peripheral integration centers on deterministic timing: MTU3a (9-channel 16/32-bit timer), TPUa (6-channel 16-bit PWM), dual S12AD units (8+12 channels, 0.48 µs conversion), and TSIP for AES128/192/256, RSA, ECC, and TRNG - all coordinated via the Event Link Controller (ELC) for zero-CPU-intervention signal chaining.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv3 32-bit, 120 MHz max - enables 707 CoreMark score and deterministic real-time execution with 1-cycle instruction timing. |
| Memory | 2 MB code flash (dual-bank), 8 KB data flash (100k cycles), 384 KB SRAM (no wait states) - supports background programming and fail-safe firmware updates. |
| FPU | Double-precision IEEE-754 coprocessor - accelerates math-intensive algorithms (e.g., motor FOC, sensor fusion) without software emulation overhead. |
| Connectivity | 2× CAN (ISO11898-1, 32 mailboxes/channel), USB 2.0 FS host/function/OTG, QSPIX (quad-SPI fetch), SDHI (25 MB/s), 13× SCI - enables multi-protocol industrial gateway functionality. |
| Analog & Sensing | Dual 12-bit S12AD (8+12 ch, 0.48 µs/ch), on-die temperature sensor (±1°C), CTSU (17 self-capacitance keys) - supports closed-loop control and environmental monitoring with minimal external components. |
| Security & Safety | Trusted Secure IP (TSIP) with AES/RSA/ECC/TRNG, MPU (8 regions), IEC60730 self-test features (CRC, IWDT, ADC diagnostics) - meets Class B functional safety requirements out-of-box. |
| Power & Temp | 2.7–3.6 V supply, –40°C to +105°C (G-version), 4 low-power modes including deep software standby with 4 KB backup RAM - suitable for unattended industrial edge nodes. |
Pinout & Package
Package: PLQP0144KA-B (144-pin LQFP, 20 × 20 mm, 0.50 mm pitch). Pin count and I/O configuration match the 144-pin variant: 113 programmable I/O pins, 20 with 5-V tolerance, all supporting pull-up, open-drain, and switchable drive strength.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / AVCC0 / AVCC1 | Core & analog power supply | Separate 2.7–3.6 V domains ensure stable digital logic and precise ADC reference; decoupling required per datasheet layout guidelines. |
| VBATT | Backup power input | Enables RTC and backup registers to retain state during main power loss - requires coin-cell or supercap connection. |
| XTAL / EXTAL | Main crystal oscillator interface | Supports 8–24 MHz external crystal for high-accuracy system clock; internal PLL achieves 120 MHz ICLK. |
| RES# | Active-low reset input | Asynchronous hardware reset; driven low to force cold start - compatible with standard push-button or supervisor IC circuits. |
| USB_VBUS / USB_DP / USB_DM | USB 2.0 FS physical layer | Integrated transceiver eliminates external PHY; VBUS detection enables host/device role negotiation and OTG operation. |
| TXD0 / RXD0 / RTS0 / CTS0 | SCI0 asynchronous serial interface | Full UART functionality with hardware flow control - used for debug console, bootloader, or peripheral bridging without GPIO bit-banging. |
Key Features
| Feature | Design Value |
|---|---|
| Dual-bank flash architecture | Enables seamless firmware updates: execute from Bank A while programming Bank B, then swap startup bank with no system downtime. |
| Event Link Controller (ELC) | Hardware routing of 99 internal events (e.g., timer overflow → ADC trigger → DMA transfer) eliminates CPU polling and interrupt latency. |
| Capacitive Touch Sensing Unit (CTSU) | Supports 17-key self-capacitance or 64-key mutual-capacitance matrix - enables robust, waterproof HMI without dedicated touch controller IC. |
| Trusted Secure IP (TSIP) | On-die cryptographic engine accelerates AES/RSA/ECC operations and prevents key extraction - critical for secure boot and OTA update authentication. |
| IEC60730 Class B support | Includes built-in oscillation-stop detection, CRC calculators, IWDT windowing, and ADC self-diagnostic - reduces certification effort for household appliances. |
Applications
| Industrial HMI Panel | Smart Energy Meter |
|---|---|
|
Use Scenario: Touch-enabled display interface with real-time energy data visualization, local logging, and remote communication via CAN or RS-485. IC Role / Device Role / Timing Role: Main application processor handling GUI rendering, capacitive touch decoding, SD card logging, and dual CAN bus management for utility grid telemetry. Use Value: Integrated CTSU eliminates external touch controller; dual S12AD monitors voltage/current sensors; QSPIX boots from compact serial flash. |
Use Scenario: DIN-rail mounted electricity meter performing tariff-based billing, tamper detection, and secure firmware updates over PLC or RF link. IC Role / Device Role / Timing Role: Safety-certified controller executing IEC60730 self-tests, managing RTC with VBATT backup, and securing metering data via TSIP-encrypted storage. Use Value: MPU enforces memory isolation between metering and comms tasks; 120 MHz CPU handles AES-128 encryption in <10 ms; 4 KB standby RAM preserves billing counters during brownouts. |
| Motor Drive Controller | Home Automation Gateway |
|
Use Scenario: Compact BLDC/PMSM inverter for HVAC or pump applications requiring field-oriented control, current sensing, and thermal protection. IC Role / Device Role / Timing Role: Real-time motor controller running FOC algorithm using double-precision FPU, generating complementary PWM via MTU3a with dead-time insertion, and sampling phase currents via S12AD. Use Value: Hardware-accelerated trigonometric functions reduce FOC loop time; POE3a disables PWM outputs on overcurrent fault within 100 ns; temperature sensor enables thermal derating. |
Use Scenario: Multi-protocol hub connecting Zigbee, BLE, and 802.15.4 devices to Wi-Fi/Ethernet backbone, with local rule processing and secure cloud sync. IC Role / Device Role / Timing Role: Protocol translation engine managing concurrent USB HID, CAN bus (for legacy appliances), SDIO (Wi-Fi module), and RIICHS (sensor cluster) interfaces. Use Value: 13-channel SCI supports simultaneous UART bridges; TSIP signs OTA payloads; SDHI interfaces 4-bit SDIO Wi-Fi module at 25 MB/s for low-latency streaming. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 32-bit industrial MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F5670EDNFP#30 | Same RXv3 core, 120 MHz, but 1 MB flash, 256 KB SRAM, and no SDHI or QSPIX - lacks serial memory fetch and high-speed SDIO host capability. | Suitable for cost-sensitive motor control where SD card logging or external quad-SPI flash is unnecessary. | Select when firmware size <1 MB and no SD/serial flash boot is required; retains same pinout and peripheral set except missing SDHI/QSPIX blocks. |
| R5F566TEADFP#30 | RX66T Group part: 160 MHz CPU, 1 MB flash, optimized for motor control with 3× MTU3 units and enhanced PWM resolution - no TSIP, no CTSU, no USB/SDHI. | Targeted at high-performance inverters needing >16-bit PWM precision and faster FOC loops, but excludes security and HMI peripherals. | Choose for pure motor control with higher PWM frequency and resolution; not suitable for HMI, secure boot, or multi-protocol gateway use cases. |
Compared with R5F5671EDGBP#20, the R5F5670EDNFP#30 offers identical architecture and package compatibility at lower memory density, while the R5F566TEADFP#30 trades security and connectivity for raw motor-control throughput - making R5F5671EDGBP#20 the only option combining IEC60730 safety, TSIP, and full-featured peripheral integration in a single 144-pin LQFP.
Availability
R5F5671EDGBP#20 is available at Aetrix Electronics and suitable for industrial HMI, smart metering, motor control, and home automation gateway applications requiring stable component supply, long-term lifecycle assurance, and automotive-grade reliability under extended temperature conditions.
Supply support for R5F5671EDGBP#20 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for industrial, automotive, and enterprise applications - with over 40 years of embedded systems expertise.
The RX671 Group is designed for high-integrity industrial applications demanding real-time responsiveness, functional safety (IEC60730), and hardware security - targeting smart meters, PLCs, HMI panels, and motor drives where code density, peripheral flexibility, and long product lifecycles are critical.
FAQ
What is the maximum operating frequency and CoreMark score of the R5F5671EDGBP#20?
The R5F5671EDGBP#20 operates at a maximum frequency of 120 MHz and achieves 707 CoreMark points under benchmark conditions. This performance stems from its RXv3 CPU core with single-cycle instruction execution, double-precision FPU, and zero-wait-state access to 384 KB SRAM - enabling deterministic real-time response in demanding industrial control loops.
Does the R5F5671EDGBP#20 support secure boot and cryptographic acceleration?
Yes, the R5F5671EDGBP#20 integrates Trusted Secure IP (TSIP) providing hardware-accelerated AES128/192/256, RSA, ECC, SHA256, and TRNG - enabling secure boot verification, encrypted firmware updates, and authenticated communication. TSIP also prevents illicit key copying and supports key wrapping for secure key storage in on-chip flash.
What package type and pin count does the R5F5671EDGBP#20 use?
The R5F5671EDGBP#20 uses the PLQP0144KA-B package: a 144-pin LQFP measuring 20 × 20 mm with 0.50 mm pitch. It provides 113 general-purpose I/O pins, 20 of which are 5-V tolerant, and supports pull-up resistors, open-drain outputs, and configurable drive strength - matching the pinout of other RX671 144-pin variants.
Can the R5F5671EDGBP#20 interface directly with SD cards and serial flash memory?
Yes, the R5F5671EDGBP#20 includes a dedicated SD host interface (SDHI) supporting 1- or 4-bit SD/SDIO buses at up to 25 MB/s, and a Quad-SPI memory interface (QSPIX) that supports extended SPI, dual-SPI, and quad-SPI protocols for direct code execution from serial flash - eliminating need for external memory controllers.
How does the R5F5671EDGBP#20 meet IEC60730 Class B requirements?
The R5F5671EDGBP#20 includes multiple hardware features for IEC60730 Class B compliance: oscillation-stop detection, CRC calculation units, independent watchdog timer (IWDTa) with windowing, self-diagnostic A/D converter test, and register write protection. These are documented in Renesas' IEC60730 safety manual and require no external components to implement basic Class B checks.
R5F5671EDGBP#20 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 64-TFBGA
- Series:
- RX671
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RXv3
- Core Size:
- 32-Bit Single-Core
- Speed:
- 120MHz
- Connectivity:
- I2C, LINbus, QSPI, SCI, SPI, USB
- Peripherals:
- Capacitive Touch, DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 43
- Program Memory Size:
- 2MB (2M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 384K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 10x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F5671EDGBP#20 FAQ
1.How can I place an order for R5F5671EDGBP#20 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F5671EDGBP#20 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F5671EDGBP#20 reliable?
The price and inventory of R5F5671EDGBP#20 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F5671EDGBP#20 is usually 5 days.
3.What payment methods are accepted for R5F5671EDGBP#20?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F5671EDGBP#20 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F5671EDGBP#20?
R5F5671EDGBP#20 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F5671EDGBP#20 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F5671EDGBP#20?
For technical support, including R5F5671EDGBP#20 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F5671EDGBP#20 requirements.
6.How does Aetrix verify that R5F5671EDGBP#20 is sourced from the original manufacturer or authorized distributors?
All R5F5671EDGBP#20 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F5671EDGBP#20 meets industry standards.
7.What is the process for return or replacement of R5F5671EDGBP#20?
All R5F5671EDGBP#20 units undergo pre-shipment inspection (PSI). If there is an issue with R5F5671EDGBP#20, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F5671EDGBP#20 part is unused and in its original packaging.
Return procedure for R5F5671EDGBP#20:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F5671EDGBP#20 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
