Renesas R5F5671EDGFM#10
- Part No.:
- R5F5671EDGFM#10
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 64-LQFP
- Datasheet:
-
R5F5671EDGFM#10.pdf
- Description:
- IC MCU 32BIT 2MB FLASH 64LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,108
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F5671EDGFM#10 from Renesas is a 32-bit RXv3 microcontroller operating at up to 120 MHz, featuring double-precision IEEE-754 FPU, 2 MB on-chip code flash with dual-bank support, 384 KB SRAM, and integrated CAN, USB 2.0 FS, SD host interface, QSPIX, and capacitive touch sensing - deployed in industrial HMI and smart metering systems requiring real-time control and secure firmware updates.
For engineers reviewing the R5F5671EDGFM#10 datasheet, R5F5671EDGFM#10 pinout, R5F5671EDGFM#10 application, or R5F5671EDGFM#10 equivalent, key selection criteria include its 145-pin TFLGA (0.65-mm pitch) package, IEC60730-compliant safety features (TSIP, CRC, IWDTa, self-diagnostic A/D), and dual-channel CAN with 32 mailboxes per channel for automotive body electronics and industrial networking.
Technical Context
The R5F5671EDGFM#10 implements the RXv3 CPU core with 113 instructions, including 21 double-precision floating-point operations and collective register bank save across 16 banks. It supports little-endian or big-endian data arrangement and executes instructions at one per cycle at 120 MHz.
Its clock system integrates PLL, sub-clock oscillator (32.768 kHz), LOCO/HOCO (240 kHz / 16–20 MHz), and dedicated 120-kHz IWDTa oscillator. Peripheral clocks are independently configurable: PCLKA up to 120 MHz (for MTU3a, RSPI, RIICHS), PCLKB up to 60 MHz (for TMRb, CMT, S12AD unit 0), and PCLKD up to 60 MHz (for S12AD unit 1).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv3 32-bit, 120 MHz max, 707 CoreMark, double-precision FPU, 16 register banks |
| Memory | 2 MB code flash (dual-bank, BGO programming), 8 KB data flash (100k cycles), 384 KB SRAM (no-wait), 4 KB standby RAM |
| Package & Pins | TFLGA-145 (9 × 9 mm, 0.65-mm pitch), 111 GPIOs, 20 with 5-V tolerance, open-drain and pull-up configurable |
| Peripherals | Dual CAN (ISO11898-1, 32 mailboxes/channel), USB 2.0 FS host/function/OTG, SDHI (25 MB/s), QSPIX, 2×12-bit S12AD (8+12 ch), CTSU (17-key self-cap) |
| Security & Safety | Trusted Secure IP (TSIP) with AES128/192/256, RSA, ECC, TRNG, SHA256, IEC60730 diagnostics (oscillation detection, A/D self-test, register write protection) |
| Power & Temp | 2.7–3.6 V supply, four low-power modes (deep software standby), –40°C to +85°C (D-version), VBATT backup for RTC and registers |
Pinout & Package
Package: TFLGA-145 (PTLG0145JC-A), 9 × 9 mm, 0.65-mm pitch, 111 general-purpose I/O pins with 5-V tolerant capability on 20 pins, open-drain output and internal pull-up support.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, AVCC0, AVCC1 | Core & analog power supply | 2.7–3.6 V main supply; separate analog domains enable noise-isolated ADC operation |
| VBATT | Backup power input | Supplies RTC, sub-clock oscillator, and backup registers during main power loss |
| XTAL/EXTAL | Main crystal oscillator terminals | Supports 8–24 MHz external resonator for precise system clock generation |
| RTCIN/RTCOUT | 32.768 kHz sub-clock oscillator | Connects to external tuning-fork crystal for battery-backed real-time clock accuracy |
| USB_DP/USB_DM | USB 2.0 full-speed differential pair | Integrated transceiver eliminates external PHY; supports host, function, and OTG roles |
| SD0_CMD, SD0_CLK, SD0_DAT[0:3] | SD host interface signals | 1- or 4-bit SD bus supporting SD memory and SDIO cards per Physical Layer Spec v3.01 |
| QSPIX_IO0–IO3 | Quad-SPI memory interface | Enables direct XIP execution from serial flash using quad-SPI protocol with 32-bit addressing |
| CTSU_TX0–TX16 | Capacitive touch sensing electrodes | Self-capacitance mode: each pin = 1 key; mutual mode: matrix up to 64 keys with 17 pins |
Key Features
| Feature | Design Value |
|---|---|
| Dual-bank flash architecture | Enables seamless firmware updates: execute from Bank A while programming Bank B as background operation (BGO) |
| IEC60730-compliant safety suite | Includes oscillation-stoppage detection, CRC accelerator, IWDTa with window function, and A/D self-diagnostic voltage generation |
| Event Link Controller (ELC) | 99 internal event signals routed without CPU intervention - e.g., TPU trigger → A/D conversion start → DMA transfer completion |
| Trusted Secure IP (TSIP) | Hardware-accelerated crypto engine supporting AES-256, ECC NIST P-256, SHA256, and true random number generation for secure boot and OTA updates |
| Flexible clock domain partitioning | PCLKA (up to 120 MHz) for high-speed peripherals (MTU3a, RIICHS); PCLKB (up to 60 MHz) for timers and A/D unit 0; PCLKD (up to 60 MHz) for A/D unit 1 |
Applications
| Industrial HMI Panel | Smart Electricity Meter |
|---|---|
|
Use Scenario: Touch-enabled front-panel display with real-time energy monitoring, tariff switching, and tamper detection. IC Role / Device Role / Timing Role: Main application MCU handling capacitive touch (CTSU), LCD driving via GPIO/SSIE, secure firmware updates (TSIP), and time-stamped logging (RTC + backup RAM). Use Value: Dual-bank flash enables field-upgradable UI logic without service interruption; TSIP ensures cryptographic integrity of tariff tables and firmware signatures. |
Use Scenario: DIN-rail mounted meter with metrology IC interface, PLC communication, and anti-tampering features. IC Role / Device Role / Timing Role: System controller managing SDHI for event log storage, dual CAN for HAN/PLC gateway, and IEC60730 diagnostics for safety-critical compliance. Use Value: Integrated CAN + SDHI + TSIP eliminates external security co-processor and reduces BOM count; 4 KB standby RAM retains last-read values during brownout. |
| Automotive Body Control Module | Home Energy Gateway |
|
Use Scenario: Centralized door/window/mirror control unit with LIN slave interfaces and diagnostic over CAN. IC Role / Device Role / Timing Role: Real-time controller executing LIN protocol stacks (SCIh), CAN messaging (2 channels), and PWM-driven motor drivers (MTU3a complementary PWM). Use Value: MTU3a's dead-time compensation and non-overlapping PWM outputs directly drive half-bridge gate drivers; ELC synchronizes LIN frame timing with CAN message transmission. |
Use Scenario: Wi-Fi-connected gateway aggregating solar inverter, battery monitor, and smart appliance data via multiple protocols. IC Role / Device Role / Timing Role: Protocol bridge MCU interfacing RSPIA (TI SSP) to inverters, QSPIX to encrypted configuration flash, and USB to debug host or cellular modem. Use Value: QSPIX supports secure XIP from encrypted serial flash; USB OTG allows field technician firmware recovery without JTAG; RIICHS (3.4 Mbps) handles fast sensor hub communication. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 32-bit industrial MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F5670EDGFM#10 | Same RX671 Group, 1 MB code flash (vs. 2 MB), identical pinout and peripheral set except reduced SRAM (256 KB vs. 384 KB) | Suitable for cost-sensitive designs where firmware size < 1 MB and buffer requirements are lower | Select when BOM cost reduction is prioritized over future firmware scalability and large data buffering needs |
| R5F566TEAGFM#10 | RX66T Group part: 160 MHz CPU, no TSIP, no CTSU, no SDHI, but enhanced MTU3 with 3-phase PWM and encoder support | Targeted at motor control (inverters, servo drives); lacks security, touch, and SD interfaces required for HMI/metering | Choose only for high-performance motor control where cryptographic security and human interface are not required |
Compared with R5F5671EDGFM#10, the R5F5670EDGFM#10 offers identical safety and interface capabilities at lower memory density, while the R5F566TEAGFM#10 trades security and connectivity for higher PWM precision and motor-specific peripherals - making R5F5671EDGFM#10 uniquely balanced for secure, connected, sensor-rich embedded systems.
Availability
R5F5671EDGFM#10 is available at Aetrix Electronics and suitable for industrial HMI, smart metering, automotive body electronics, and home energy gateway applications requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for R5F5671EDGFM#10 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for industrial, automotive, and enterprise applications.
The RX671 Group is designed for secure, real-time embedded systems demanding high computational throughput, functional safety compliance (IEC60730), and rich connectivity - targeting smart infrastructure, energy management, and human-machine interaction.
FAQ
What is the maximum operating frequency and CoreMark score of the R5F5671EDGFM#10?
The R5F5671EDGFM#10 operates at a maximum frequency of 120 MHz and achieves 707 CoreMark under those conditions. This performance stems from the RXv3 CPU core's single-cycle instruction execution, 16-register bank save, and optimized pipeline - enabling deterministic real-time response in applications like industrial motion control and HMI rendering where latency matters.
Does the R5F5671EDGFM#10 support secure boot and cryptographic acceleration?
Yes, the R5F5671EDGFM#10 integrates Trusted Secure IP (TSIP) with hardware-accelerated AES-128/192/256, RSA, ECC, SHA256, and a true random number generator (TRNG). These features enable secure boot verification, encrypted firmware updates, and runtime key protection - critical for meeting IEC60730 Class B requirements in smart meters and medical devices using the R5F5671EDGFM#10.
What package type and pin count does the R5F5671EDGFM#10 use?
The R5F5671EDGFM#10 uses a 145-pin TFLGA package (PTLG0145JC-A), measuring 9 × 9 mm with 0.65-mm pitch. It provides 111 general-purpose I/O pins, 20 of which are 5-V tolerant, and supports open-drain outputs and internal pull-up resistors - making it suitable for mixed-voltage industrial interfaces and legacy bus compatibility without level shifters.
Can the R5F5671EDGFM#10 execute code directly from external serial flash memory?
Yes, the R5F5671EDGFM#10 includes a Quad-SPI memory interface (QSPIX) that supports XIP (execute-in-place) from serial flash using extended SPI, dual-SPI, and quad-SPI protocols. With 32-bit address width support and hardware prefetch, the R5F5671EDGFM#10 enables fast, secure boot from encrypted external flash - reducing reliance on internal flash for large firmware images.
How does the R5F5671EDGFM#10 meet IEC60730 functional safety requirements?
The R5F5671EDGFM#10 meets IEC60730 Class B requirements through integrated safety mechanisms: oscillation-stoppage detection, hardware CRC accelerator, independent watchdog timer (IWDTa) with window function, register write protection, and self-diagnostic A/D converter that generates internal test voltages. These features are documented in the R5F5671EDGFM#10 datasheet and supported by Renesas' safety manual for certified system design.
R5F5671EDGFM#10 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 64-LQFP
- Series:
- RX671
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RXv3
- Core Size:
- 32-Bit Single-Core
- Speed:
- 120MHz
- Connectivity:
- I2C, LINbus, QSPI, SCI, SPI, USB
- Peripherals:
- Capacitive Touch, DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 44
- Program Memory Size:
- 2MB (2M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 384K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 10x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F5671EDGFM#10 FAQ
1.How can I place an order for R5F5671EDGFM#10 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F5671EDGFM#10 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F5671EDGFM#10 reliable?
The price and inventory of R5F5671EDGFM#10 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F5671EDGFM#10 is usually 5 days.
3.What payment methods are accepted for R5F5671EDGFM#10?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F5671EDGFM#10 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F5671EDGFM#10?
R5F5671EDGFM#10 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F5671EDGFM#10 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F5671EDGFM#10?
For technical support, including R5F5671EDGFM#10 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F5671EDGFM#10 requirements.
6.How does Aetrix verify that R5F5671EDGFM#10 is sourced from the original manufacturer or authorized distributors?
All R5F5671EDGFM#10 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F5671EDGFM#10 meets industry standards.
7.What is the process for return or replacement of R5F5671EDGFM#10?
All R5F5671EDGFM#10 units undergo pre-shipment inspection (PSI). If there is an issue with R5F5671EDGFM#10, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F5671EDGFM#10 part is unused and in its original packaging.
Return procedure for R5F5671EDGFM#10:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F5671EDGFM#10 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

