My Inquiry
My Account
Renesas R5F5671EDGLK#20
- Part No.:
- R5F5671EDGLK#20
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 145-TFLGA
- Datasheet:
-
R5F5671EDGLK#20.pdf
- Description:
- IC MCU 32BIT 2MB FLASH 145TFLGA
- Quantity:
- Payment:
- Shipping:
Inventory:2,232
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F5671EDGLK#20 from Renesas is a 32-bit RXv3 microcontroller operating at up to 120 MHz, featuring double-precision IEEE-754 FPU, 2 MB on-chip code flash with dual-bank support, 384 KB SRAM, and integrated CAN, USB 2.0 FS, SD host interface, QSPIX, and capacitive touch sensing - deployed in industrial HMI and smart metering systems requiring secure, low-power, real-time control.
For engineers reviewing the R5F5671EDGLK#20 datasheet, R5F5671EDGLK#20 pinout, R5F5671EDGLK#20 application, or R5F5671EDGLK#20 equivalent, this page delivers verified specifications, package mapping to PLQP0144KA-B (144-pin LFQFP), functional role in embedded control stacks, and validated alternative options for migration or sourcing continuity.
Technical Context
The R5F5671EDGLK#20 implements the RXv3 CPU core with 113 instructions, 16 general-purpose 32-bit registers, and dual-precision FPU supporting 21 double-precision floating-point instructions. It integrates a memory protection unit (MPU) with eight configurable protection areas (minimum 16-byte granularity) and supports little-endian or big-endian data arrangement.
Its clock architecture includes independent PLL, sub-clock oscillator (32.768 kHz), and dedicated IWDT 120-kHz oscillator. Peripheral clocks are decoupled: ICLK up to 120 MHz for CPU/QSPIX, PCLKA up to 120 MHz for MTU/RSPI/RIICHS, and PCLKB up to 60 MHz for most timers and A/D converters - enabling precise timing partitioning across real-time subsystems.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv3 32-bit, 120 MHz max - enables deterministic real-time execution with 707 CoreMark performance. |
| Flash Memory | 2 MB code flash with dual-bank structure - allows safe firmware updates without halting application execution. |
| SRAM | 384 KB on-chip SRAM (no wait states at 120 MHz) - supports large real-time buffers and stack depth for complex control algorithms. |
| A/D Converter | Two 12-bit S12AD units (8 + 12 channels); 0.48 µs conversion time - meets fast-sampling requirements for motor current sensing and power quality monitoring. |
| Communication Interfaces | CAN (2 channels, 32 mailboxes), USB 2.0 FS host/function, SDHI (25 MB/s), QSPIX - enables direct serial flash boot, SD card logging, and fieldbus connectivity in one chip. |
| Security | Trusted Secure IP (TSIP) with AES128/192/256, RSA, ECC, TRNG, and key protection - satisfies IEC60730 Class B and secure boot requirements. |
| Operating Temperature | –40°C to +105°C (G-version) - qualified for under-hood automotive and industrial edge gateway environments. |
Pinout & Package
Package: PLQP0144KA-B - 144-pin LQFP, 20 × 20 mm, 0.50-mm pitch, RoHS-compliant, lead-free, moisture sensitivity level 3.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, AVCC0, AVCC1 | Power supply inputs | Separate analog/digital domains enable noise isolation for 12-bit ADC and precision RTC operation. |
| VBATT | Backup power input | Supplies RTC, backup registers, and sub-clock oscillator during main power loss - critical for tamper-resistant metering. |
| XTAL/EXTAL | Main crystal oscillator terminals | Supports 8–24 MHz external crystal - provides high-accuracy system clock source for USB and CAN timing compliance. |
| MD0–MD2 | Mode setting pins | Determine boot mode (SCI/USB/FINE) and single-chip vs. extended mode - define initial firmware load path at reset. |
| RES# | Active-low reset input | Hardware reset assertion point - synchronizes all internal logic and initiates power-on reset sequence. |
| IRQ0–IRQ15 | External interrupt inputs | 16 dedicated edge-sensitive pins - enable fast response to safety-critical events like overcurrent or door open signals. |
Key Features
| Feature | Design Value |
|---|---|
| Dual-bank flash architecture | Enables seamless firmware update via bank swap - no application interruption during field upgrades. |
| Capacitive touch sensing unit (CTSUa) | Supports 17 self-capacitance keys or 64 mutual-capacitance keys - eliminates mechanical buttons in harsh industrial HMI panels. |
| Event Link Controller (ELC) | 99 internal event signals routed without CPU intervention - reduces latency for time-critical actions like PWM shutdown on fault detection. |
| Trusted Secure IP (TSIP) | Hardware-accelerated crypto engine with key protection - prevents firmware cloning and enables secure OTA updates. |
| SD host interface (SDHI) | 25 MB/s high-speed mode with CRC7/CRC16 error checking - supports reliable data logging to removable SD cards in energy meters. |
| Low-power modes | Four modes including deep software standby with 4 KB backup RAM - extends battery life in portable diagnostic tools. |
Applications
| Industrial HMI Panels | Smart Energy Meters |
|---|---|
|
Use Scenario: Touch-enabled operator interface in factory automation panels with real-time alarm display and parameter configuration. IC Role / Device Role / Timing Role: Main application processor managing GUI rendering, CTSU-based touch decoding, CAN bus communication with PLCs, and RTC-synchronized event logging. Use Value: Integrated QSPIX enables boot from serial flash; 2 MB flash stores full GUI assets and firmware; TSIP secures remote configuration updates. |
Use Scenario: Revenue-grade electricity meter with tariff switching, tamper detection, and SD-card-based consumption history export. IC Role / Device Role / Timing Role: System controller handling metrology interface (via 12-bit ADC), RTC calendar functions, VBATT-backed timekeeping, and SDHI data archival. Use Value: Dual-bank flash ensures fail-safe firmware updates; backup RAM preserves billing data during power loss; IEC60730 diagnostics meet utility certification. |
| Automotive Body Control Modules | Home Energy Gateways |
|
Use Scenario: Under-hood gateway aggregating LIN, CAN, and sensor data for HVAC, lighting, and battery monitoring. IC Role / Device Role / Timing Role: Central MCU interfacing with LIN transceivers (via SCIh), CAN nodes, temperature sensor, and remote control receiver (REMCa). Use Value: –40°C to +105°C rating ensures reliability; integrated REMCa decodes IR commands for service mode; 114 GPIOs support diverse actuator drivers. |
Use Scenario: Residential solar + storage gateway collecting PV inverter telemetry, battery SOC, and grid import/export via Modbus over RS485. IC Role / Device Role / Timing Role: Protocol translator running Modbus RTU over SCI/RS485, managing USB-connected Wi-Fi module, and scheduling SDHI log writes. Use Value: USB 2.0 FS host supports plug-and-play Wi-Fi dongles; 384 KB SRAM buffers multiple concurrent protocol stacks; TSIP encrypts cloud API keys. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 32-bit industrial MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F5670EDGLK#20 | Same RX671 Group, 1 MB flash (vs. 2 MB), identical pinout and peripheral set. | Suitable where firmware size < 1 MB and cost optimization is prioritized over future-proofing. | Select when application code footprint is confirmed ≤ 1 MB and dual-bank update is not required. |
| R5F566TEADFP#30 | RX66T Group, 160 MHz, 1.5 MB flash, no SDHI or QSPIX, enhanced motor control timers (MTU3b). | Better suited for servo drives and inverters; lacks SD/USB/CTSU but adds three-phase PWM dead-time compensation. | Choose for motor control-centric designs needing higher PWM resolution and faster CPU, accepting trade-off in HMI/storage interfaces. |
Compared with R5F5671EDGLK#20, R5F5670EDGLK#20 offers identical functionality at reduced flash capacity and cost, while R5F566TEADFP#30 shifts focus toward high-precision motor timing - making the R5F5671EDGLK#20 optimal for mixed-signal, secure, storage-enabled industrial edge nodes.
Availability
R5F5671EDGLK#20 is available at Aetrix Electronics and suitable for industrial HMI, smart energy metering, automotive body control modules, and home energy gateways requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for R5F5671EDGLK#20 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader headquartered in Tokyo, Japan, specializing in microcontrollers, analog, power, and SoC solutions for industrial, automotive, and IoT markets.
The RX671 Group targets high-integrity embedded applications demanding security, real-time responsiveness, and rich peripheral integration - designed specifically for industrial control, smart metering, and HMI systems requiring IEC60730 compliance and extended temperature operation.
FAQ
What is the maximum operating frequency and CPU architecture of the R5F5671EDGLK#20?
The R5F5671EDGLK#20 features a 32-bit RXv3 CPU core with a maximum operating frequency of 120 MHz. It achieves 707 CoreMark performance and supports double-precision IEEE-754 floating-point operations via dedicated coprocessor instructions. The R5F5671EDGLK#20 also includes 16 general-purpose 32-bit registers, barrel shifter, and on-chip 32×32→64-bit multiplier - enabling efficient signal processing and real-time control tasks.
Does the R5F5671EDGLK#20 support secure firmware updates and cryptographic operations?
Yes, the R5F5671EDGLK#20 integrates Trusted Secure IP (TSIP) with hardware acceleration for AES128/192/256, RSA, ECC, SHA-256, MD5, and true random number generation. Its key protection mechanism prevents illicit copying, and dual-bank flash enables atomic firmware updates - both essential for secure OTA deployment. The R5F5671EDGLK#20 is certified for IEC60730 Class B functional safety compliance.
What package type and pin count does the R5F5671EDGLK#20 use?
The R5F5671EDGLK#20 uses the PLQP0144KA-B package: a 144-pin LQFP with 20 × 20 mm body size and 0.50-mm pitch. It provides 113 general-purpose I/O pins (including 20 with 5-V tolerance), supports pull-up resistors and open-drain outputs, and is rated for –40°C to +105°C operation - matching industrial and automotive under-hood requirements.
Which communication interfaces are integrated into the R5F5671EDGLK#20?
The R5F5671EDGLK#20 integrates CAN (2 channels, 32 mailboxes), USB 2.0 Full-Speed host/function/OTG, SD host interface (25 MB/s), Quad-SPI (QSPIX), three SPI variants (RSPId/RSPIA), up to 13 SCI channels, two I²C interfaces (RIIC/RIICHS), and two RSCI channels with Manchester encoding. This comprehensive suite supports industrial fieldbus, removable storage, wireless module interfacing, and legacy protocol bridging - all within a single R5F5671EDGLK#20 die.
How does the R5F5671EDGLK#20 support low-power operation in battery-backed applications?
The R5F5671EDGLK#20 supports four low-power modes - Sleep, All-module Clock Stop, Software Standby, and Deep Software Standby - with VBATT-powered RTC, backup registers, and sub-clock oscillator retention. Its 4 KB standby RAM remains active in deep standby, and the independent watchdog timer (IWDTa) operates from a dedicated 120-kHz oscillator - ensuring reliable timekeeping and supervision in energy meters and portable diagnostic tools using the R5F5671EDGLK#20.
R5F5671EDGLK#20 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 145-TFLGA
- Series:
- RX671
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RXv3
- Core Size:
- 32-Bit Single-Core
- Speed:
- 120MHz
- Connectivity:
- CANbus, I2C, LINbus, QSPI, SCI, SPI, USB
- Peripherals:
- Capacitive Touch, DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 113
- Program Memory Size:
- 2MB (2M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 384K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 20x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F5671EDGLK#20 FAQ
1.How can I place an order for R5F5671EDGLK#20 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F5671EDGLK#20 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F5671EDGLK#20 reliable?
The price and inventory of R5F5671EDGLK#20 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F5671EDGLK#20 is usually 5 days.
3.What payment methods are accepted for R5F5671EDGLK#20?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F5671EDGLK#20 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F5671EDGLK#20?
R5F5671EDGLK#20 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F5671EDGLK#20 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F5671EDGLK#20?
For technical support, including R5F5671EDGLK#20 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F5671EDGLK#20 requirements.
6.How does Aetrix verify that R5F5671EDGLK#20 is sourced from the original manufacturer or authorized distributors?
All R5F5671EDGLK#20 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F5671EDGLK#20 meets industry standards.
7.What is the process for return or replacement of R5F5671EDGLK#20?
All R5F5671EDGLK#20 units undergo pre-shipment inspection (PSI). If there is an issue with R5F5671EDGLK#20, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F5671EDGLK#20 part is unused and in its original packaging.
Return procedure for R5F5671EDGLK#20:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F5671EDGLK#20 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
