Renesas R5F5671EHDBP#20
- Part No.:
- R5F5671EHDBP#20
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 64-TFBGA
- Datasheet:
-
R5F5671EHDBP#20.pdf
- Description:
- IC MCU 32BIT 2MB FLASH 64TFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:490
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F5671EHDBP#20 from Renesas is a 32-bit RXv3 microcontroller operating at up to 120 MHz, featuring double-precision IEEE-754 FPU, 2 MB on-chip code flash with dual-bank support, 384 KB SRAM, and integrated CAN, USB 2.0 FS, SD host interface, QSPIX, and capacitive touch sensing - deployed in industrial HMI and smart metering systems requiring real-time control and secure firmware updates.
For engineers reviewing the R5F5671EHDBP#20 datasheet, R5F5671EHDBP#20 pinout, R5F5671EHDBP#20 application, or R5F5671EHDBP#20 equivalent, key selection criteria include its 144-pin LFQFP package (PLQP0144KA-B), 120-MHz deterministic real-time performance, TSIP-based AES256/SHA256 encryption, IEC60730-compliant self-test features, and hardware-accelerated remote control signal reception for IR-based user interfaces.
Technical Context
The R5F5671EHDBP#20 implements the RXv3 CPU core with 16×32-bit general-purpose registers, double-precision FPU (16×64-bit data registers), and collective register bank save for fast context switching. Its clock system supports independent domain scaling: ICLK up to 120 MHz for CPU/QSPIX, PCLKA up to 120 MHz for MTU/RSPI/RIICHS, and PCLKB up to 60 MHz for most peripherals including S12AD units.
It integrates three distinct DMA controllers - DMACAb (8-channel), EXDMACa (2-channel), and DTCb (1-channel) - enabling concurrent background transfers across flash, SRAM, and peripheral FIFOs without CPU intervention. The ELC (Event Link Controller) provides 99 internal event signals for hardware-triggered timer starts, A/D conversions, and PWM updates, eliminating software latency in time-critical control loops.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv3 32-bit, 120 MHz max - enables deterministic real-time execution of complex control algorithms with 707 CoreMark score. |
| FPU | Double-precision IEEE-754 - supports high-accuracy sensor fusion, motor control math, and floating-point DSP without software emulation. |
| Flash Memory | 2 MB code flash with dual-bank structure - allows safe over-the-air firmware updates while executing from active bank. |
| SRAM | 384 KB zero-wait-state SRAM - accommodates large real-time buffers, RTOS stacks, and cryptographic working memory. |
| Package | PLQP0144KA-B, 144-pin LFQFP, 20 × 20 mm, 0.50-mm pitch - provides 113 GPIOs with 5-V tolerance and configurable drive strength. |
| Security | Trusted Secure IP (TSIP) with AES128/192/256, RSA, ECC, TRNG, SHA256 - meets IEC60730 Class B and secure boot requirements. |
| Peripherals | 2× CAN FD-capable channels (32 mailboxes each), 1× USB 2.0 FS host/function, 1× SDHI (25 MB/s), 1× QSPIX - enables connectivity-rich embedded gateway designs. |
Pinout & Package
Package: PLQP0144KA-B, 144-pin LQFP, 20 × 20 mm, 0.50-mm pitch, RoHS compliant, lead-free, moisture sensitivity level 3.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, AVCC0, AVCC1 | Power supply inputs | Separate analog/digital domains enable noise isolation for 12-bit ADC and RTC operation. |
| VBATT | Backup power input | Supplies RTC, backup registers, and sub-clock oscillator during main power loss - supports battery-backed timekeeping. |
| XTAL/EXTAL | Main crystal oscillator terminals | Supports 8–24 MHz external crystal for precise system timing and USB clock derivation via PLL. |
| MD0, MD1 | Mode setting pins | Determine boot source (on-chip ROM, SCI, USB, or FINE) and endian configuration at reset release. |
| IRQ0–IRQ15 | External interrupt inputs | 16 dedicated edge-sensitive pins for fast asynchronous event handling without polling overhead. |
| TXD0–RXD0, etc. | SCI/USB/SDHI/CAN physical I/O | Multiplexed functions mapped to specific pins per Table 1.2 in datasheet - require correct pin configuration for interface activation. |
Key Features
| Feature | Design Value |
|---|---|
| IEC60730 compliance support | Oscillation-stop detection, CRC-A for flash, IWDTa with window function, A/D self-diagnostic, and register write protection - reduces functional safety certification effort. |
| Capacitive touch sensing (CTSU) | Supports 17-key self-capacitance or 64-key mutual-capacitance matrix - enables robust, low-power touch HMI without external ICs. |
| Real-time clock (RTC) | Battery-backed 32-bit binary/BCD counter with leap-year correction, alarm, periodic interrupt, and time-capture on 3 pins - suitable for energy meter timestamping. |
| Remote control receiver (REMC) | Hardware-accelerated IR pattern matching (header/data0/data1/special) with 8-byte buffer - offloads CPU from IR protocol decoding. |
| Event Link Controller (ELC) | 99 internal event sources linked to 16 peripheral modules - enables autonomous peripheral coordination (e.g., TPU trigger → A/D start → DMAC transfer). |
Applications
| Industrial HMI Panel | Smart Energy Meter |
|---|---|
Use Scenario: Touch-enabled display interface with real-time data visualization and local control logic in factory automation panels. IC Role / Device Role / Timing Role: Main application MCU managing CTSU touch input, RSPI-driven display driver, SDHI for firmware logging, and USB for configuration updates. Use Value: Integrated 17-key CTSU eliminates external touch controller; dual-bank flash enables seamless field upgrades without service interruption. | Use Scenario: Revenue-grade electricity meter with tamper detection, time-of-use billing, and secure communication to utility backend. IC Role / Device Role / Timing Role: System-on-chip controller handling metrology interface (via S12AD), RTC timestamping, TSIP-secured DLMS/COSEM stack, and CAN/USB data upload. Use Value: On-chip TSIP accelerates AES-128 encryption for DLMS; battery-backed RTC maintains accurate billing intervals during mains outage. |
| Home Appliance Gateway | Motor Control Edge Node |
Use Scenario: Central hub connecting legacy IR appliances (AC, TV) with cloud-connected smart home platforms via Wi-Fi/Ethernet bridge. IC Role / Device Role / Timing Role: Protocol translation MCU receiving IR commands via REMCa, executing local logic, and forwarding via CAN/USB to external comms module. Use Value: Hardware REMC unit decodes NEC/RC-5 protocols in real time; 120-MHz RXv3 core handles concurrent IR, USB, and CAN traffic without jitter. | Use Scenario: Compact BLDC motor drive with field-oriented control (FOC), current sensing, and thermal monitoring in HVAC blowers or power tools. IC Role / Device Role / Timing Role: Real-time motion controller using MTU3a complementary PWM, S12AD for current feedback, CMTW for precise timing, and TSIP for firmware integrity. Use Value: MTU3a dead-time compensation and automatic PWM update reduce phase current distortion; 12-bit ADC with 0.48 µs conversion enables high-bandwidth current loop closure. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 32-bit industrial MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F566TEHDFP#30 | Same RX66T core family but lower 100 MHz max frequency, 1 MB flash, no TSIP, no QSPIX, 100-pin LQFP. | Limited to cost-sensitive motor control without secure boot or serial flash boot capability. | Select when full security and external flash boot are unnecessary and BOM cost is primary constraint. |
| R5F572MHDFP#30 | RX72M series: 240 MHz, 2 MB flash, same TSIP, added Ethernet MAC, no SDHI, 144-pin LQFP. | Targeted at networked industrial controllers requiring TCP/IP stack and deterministic Ethernet, not SD card or IR remote support. | Choose when Ethernet connectivity and higher CPU throughput outweigh SDHI/REMC requirements. |
Compared with R5F5671EHDBP#20, the R5F566TEHDFP#30 sacrifices security, serial flash boot, and IR reception for lower cost and footprint, while the R5F572MHDFP#30 trades SDHI and REMC for Ethernet and higher clock speed - making R5F5671EHDBP#20 optimal for secure, media-rich, IR-responsive edge devices.
Availability
R5F5671EHDBP#20 is available at Aetrix Electronics and suitable for industrial HMI, smart metering, home appliance gateways, and motor control edge nodes requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for R5F5671EHDBP#20 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader headquartered in Japan, specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RX671 Group, including R5F5671EHDBP#20, was designed for high-integrity industrial applications demanding real-time performance, functional safety (IEC60730), secure firmware execution, and rich peripheral integration - especially where touch, IR, SD, and CAN coexist in space-constrained designs.
FAQ
What is the maximum operating frequency and CoreMark score of the R5F5671EHDBP#20?
The R5F5671EHDBP#20 operates at a maximum frequency of 120 MHz and achieves 707 CoreMark in benchmark testing. This performance stems from its RXv3 CPU core with optimized pipeline, double-precision FPU, and zero-wait-state access to 384 KB SRAM. The R5F5671EHDBP#20 delivers deterministic real-time response for control-intensive applications such as motor drives and industrial PLCs.
Does the R5F5671EHDBP#20 support secure boot and cryptographic acceleration?
Yes, the R5F5671EHDBP#20 integrates Trusted Secure IP (TSIP) supporting AES128/192/256, RSA, ECC, SHA256, MD5, and a true random number generator (TRNG). It enables secure boot, encrypted firmware updates, and runtime cryptographic operations without software overhead. The R5F5671EHDBP#20 meets IEC60730 Class B requirements through hardware-enforced key protection and memory access controls.
What package type and pin count does the R5F5671EHDBP#20 use?
The R5F5671EHDBP#20 uses the PLQP0144KA-B package: a 144-pin LQFP with 20 × 20 mm body size and 0.50-mm pitch. It provides 113 general-purpose I/O pins with 5-V tolerance, programmable pull-up, open-drain capability, and configurable drive strength. This package balances board area, thermal performance, and routing simplicity for industrial PCB layouts.
Can the R5F5671EHDBP#20 execute code directly from external serial flash memory?
Yes, the R5F5671EHDBP#20 includes a Quad-SPI memory interface (QSPIX) that supports fetching instructions directly from external SPI-compatible flash memory. It supports extended SPI, dual-SPI, and quad-SPI protocols with selectable address widths (8–32 bits), enabling XIP (execute-in-place) operation for flexible boot and firmware storage. This capability is fully supported in the R5F5671EHDBP#20's hardware and toolchain.
What low-power modes and backup capabilities does the R5F5671EHDBP#20 offer?
The R5F5671EHDBP#20 supports four low-power modes - Sleep, All-module Clock Stop, Software Standby, and Deep Software Standby - with typical current as low as 0.5 µA in deep standby. It includes a VBATT pin to maintain RTC, backup registers, and sub-clock oscillator during main power loss. The R5F5671EHDBP#20 also features low-voltage detection (LVD) circuits with configurable thresholds for system-level brown-out protection.
R5F5671EHDBP#20 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 64-TFBGA
- Series:
- RX671
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RXv3
- Core Size:
- 32-Bit Single-Core
- Speed:
- 120MHz
- Connectivity:
- I2C, LINbus, QSPI, SCI, SPI, USB
- Peripherals:
- Capacitive Touch, DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 43
- Program Memory Size:
- 2MB (2M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 384K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 10x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F5671EHDBP#20 FAQ
1.How can I place an order for R5F5671EHDBP#20 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F5671EHDBP#20 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F5671EHDBP#20 reliable?
The price and inventory of R5F5671EHDBP#20 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F5671EHDBP#20 is usually 5 days.
3.What payment methods are accepted for R5F5671EHDBP#20?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F5671EHDBP#20 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F5671EHDBP#20?
R5F5671EHDBP#20 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F5671EHDBP#20 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F5671EHDBP#20?
For technical support, including R5F5671EHDBP#20 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F5671EHDBP#20 requirements.
6.How does Aetrix verify that R5F5671EHDBP#20 is sourced from the original manufacturer or authorized distributors?
All R5F5671EHDBP#20 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F5671EHDBP#20 meets industry standards.
7.What is the process for return or replacement of R5F5671EHDBP#20?
All R5F5671EHDBP#20 units undergo pre-shipment inspection (PSI). If there is an issue with R5F5671EHDBP#20, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F5671EHDBP#20 part is unused and in its original packaging.
Return procedure for R5F5671EHDBP#20:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F5671EHDBP#20 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

