My Inquiry
My Account
Renesas R5F5671EHDFM#10
- Part No.:
- R5F5671EHDFM#10
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 64-LQFP
- Datasheet:
-
R5F5671EHDFM#10.pdf
- Description:
- RX671, 2MB FLASH MEMORY, TRUSTED
- Quantity:
- Payment:
- Shipping:
Inventory:1,865
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F5671EHDFM#10 from Renesas is a 32-bit RXv3 microcontroller operating at up to 120 MHz, featuring double-precision IEEE-754 FPU, 2 MB on-chip code flash with dual-bank support, 384 KB SRAM, and integrated CAN, USB 2.0 FS, SD host interface, QSPIX, and capacitive touch sensing - deployed in industrial HMI and smart metering systems requiring secure, low-power, real-time control.
For engineers reviewing the R5F5671EHDFM#10 datasheet, R5F5671EHDFM#10 pinout, R5F5671EHDFM#10 application, or R5F5671EHDFM#10 equivalent, this page delivers verified specifications, package mapping to PLQP0144KA-B (144-pin LQFP), validated peripheral timing constraints, and confirmed alternative MCUs for migration paths in safety-compliant embedded designs.
Technical Context
The R5F5671EHDFM#10 implements the RXv3 CPU core with 113 instructions, 16 general-purpose 32-bit registers, and dual-precision FPU supporting 21 floating-point instructions. It integrates a memory protection unit (MPU) with eight configurable regions and supports little-endian or big-endian data arrangement.
Clock architecture includes PLL-based 120 MHz system clock (ICLK), independent PCLKA/PCLKB domains (up to 120 MHz/60 MHz), and dedicated IWDT oscillator (120 kHz). Peripheral timing is strictly partitioned: MTU3a and RSPI run on PCLKA; S12AD units use PCLKC/PCLKD; QSPIX synchronizes to ICLK.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv3 32-bit, 120 MHz max, 707 CoreMark, double-precision IEEE-754 FPU |
| Memory | 2 MB code flash (dual-bank, BGO programming), 8 KB data flash (100k cycles), 384 KB SRAM (no wait states) |
| Peripherals | 2× CAN (ISO11898-1, 32 mailboxes/channel), 1× USB 2.0 FS host/function, 1× SDHI (25 MB/s), 1× QSPIX, 13× SCI, 3× RSPId, 1× RIICHS (3.4 Mbps) |
| Analog & Sensing | Two 12-bit A/D converters (8+12 ch), on-die temperature sensor (±1°C), CTSU (17 self-capacitance keys) |
| Security & Safety | Trusted Secure IP (TSIP) with AES128/192/256, RSA, ECC, TRNG, SHA256, IEC60730 self-test functions |
| Power & Temp | 2.7–3.6 V supply, four low-power modes, –40°C to +85°C (D-version), VBATT backup for RTC/standby RAM |
Pinout & Package
Package: PLQP0144KA-B, 144-pin LQFP, 20 × 20 mm, 0.50-mm pitch, RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, AVCC0, AVCC1 | Core & analog power supply | Must be decoupled individually; AVCC0/AVCC1 power S12AD units and require separate 100 nF + 10 µF filtering |
| VSS, AVSS0, AVSS1 | Digital & analog ground | Separate analog/digital ground planes required; AVSS0/AVSS1 reference S12AD inputs |
| RES# | Active-low reset input | Pulled high via 10 kΩ; external reset assertion must hold ≥100 ns to guarantee reset release |
| XTAL/EXTAL | Main crystal oscillator terminals | Supports 8–24 MHz crystals; internal PLL multiplies to 120 MHz; requires 12 pF load capacitance |
| RTCXT1/RTCXT2 | Sub-clock oscillator terminals | Connect 32.768 kHz crystal; enables battery-backed RTC operation when VBATT is active |
| VBATT | Backup power supply | Supplies RTC, backup registers, and sub-clock during main power loss; accepts 1.8–3.6 V |
Key Features
| Feature | Design Value |
|---|---|
| Dual-bank flash architecture | Enables seamless firmware updates without halting execution: one bank runs while the other is reprogrammed via BGO |
| Trusted Secure IP (TSIP) | Hardware-accelerated crypto engine prevents key extraction; supports AES-GCM authenticated encryption for secure OTA updates |
| Event Link Controller (ELC) | 99 internal event signals routed without CPU intervention - e.g., TPU output triggers A/D conversion with <100 ns latency |
| Capacitive Touch Sensing Unit (CTSU) | Supports 17-key self-capacitance or 64-key mutual-capacitance matrix; immune to water tolerance per IEC61000-4-6 |
| IEC60730 Class B compliance support | Includes oscillation-stop detection, CRC-protected register write protection, A/D self-diagnostic, and IWDT windowing |
Applications
| Industrial HMI Panels | Smart Electricity Meters |
|---|---|
|
Use Scenario: Touch-enabled front-panel interface with real-time energy display, tariff switching, and tamper logging. IC Role / Device Role / Timing Role: Main application MCU handling GUI rendering (via external LCD controller), capacitive touch decoding, secure metering data signing, and RTC-synchronized billing intervals. Use Value: Dual-bank flash enables field-upgradable firmware; TSIP signs consumption logs with ECDSA; CTSU operates reliably under ESD stress per IEC61000-4-2 Level 4. |
Use Scenario: Revenue-grade meter with anti-tampering, load profiling, and remote firmware update over PLC or RF link. IC Role / Device Role / Timing Role: System controller managing metrology ADC interface (via S12AD), secure storage of calibration constants, encrypted communication stack (CAN/RS485), and time-stamped event logging. Use Value: MPU enforces isolation between metrology and comms tasks; IEC60730 diagnostics validate A/D converter integrity before each billing cycle; VBATT maintains accurate time during mains outage. |
| Building Automation Controllers | Medical Diagnostic Handhelds |
|
Use Scenario: DIN-rail mounted HVAC controller with CAN bus integration, environmental sensor fusion, and web-based configuration. IC Role / Device Role / Timing Role: Central processing node aggregating temperature/humidity data, executing PID loops, driving relay outputs, and hosting lightweight HTTP server via USB CDC or Ethernet PHY (external). Use Value: 120 MHz RXv3 core executes multiple concurrent control loops with deterministic latency; 13× SCI channels support legacy BACnet MS/TP and Modbus RTU simultaneously. |
Use Scenario: Portable ultrasound or ECG device requiring low-noise analog acquisition, secure patient data storage, and battery-optimized sleep cycles. IC Role / Device Role / Timing Role: Primary MCU interfacing with precision analog front-end, managing SD card logging, enforcing HIPAA-compliant encryption, and maintaining RTC accuracy during deep standby. Use Value: Standby RAM preserves critical state across 10 µA deep software standby; on-die temperature sensor calibrates analog gain drift; TSIP encrypts stored waveforms using AES256-GCM. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 32-bit industrial MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F5670EDFM#30 | Same RXv3 core, 120 MHz, but 1 MB flash, 256 KB SRAM, no SDHI or QSPIX; 100-pin LQFP | Lacks SD host and quad-SPI interfaces; suitable for cost-sensitive CAN/USB-only nodes without local storage | Select when BOM cost reduction is prioritized over local firmware/data storage capability |
| R5F566TEHDFP#30 | RX66T series; 160 MHz, FPU, 2 MB flash, but optimized for motor control (3× MTU3, 3-phase PWM, encoder inputs) | Enhanced timer subsystem for servo drives; lacks CTSU, SDHI, and TSIP crypto acceleration | Choose for inverter or robotics applications requiring real-time PWM synchronization, not HMI/security focus |
Compared with R5F5671EHDFM#10, the R5F5670EDFM#30 reduces memory and peripheral count for lower-cost deployments, while the R5F566TEHDFP#30 trades security and human-interface features for deterministic motor-control timing - neither is pin-compatible, and PCB redesign is required for either replacement.
Availability
R5F5671EHDFM#10 is available at Aetrix Electronics and suitable for industrial HMI panels, smart electricity meters, building automation controllers, and medical diagnostic handhelds requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for R5F5671EHDFM#10 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader headquartered in Tokyo, Japan, specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RX671 Group is designed for high-integrity industrial applications demanding real-time performance, functional safety (IEC60730), cryptographic security, and rich human-machine interface capabilities - targeting smart meters, factory HMIs, and building controllers.
FAQ
What is the maximum operating frequency and CoreMark score of the R5F5671EHDFM#10?
The R5F5671EHDFM#10 operates at a maximum frequency of 120 MHz and achieves 707 CoreMark points under benchmark conditions. This performance stems from the RXv3 CPU core's efficient pipeline, dual-precision FPU, and zero-wait-state access to 384 KB SRAM. The R5F5671EHDFM#10 sustains this throughput across mixed workloads including floating-point math, interrupt handling, and peripheral DMA transfers.
Does the R5F5671EHDFM#10 support secure boot and cryptographic operations in hardware?
Yes, the R5F5671EHDFM#10 integrates Trusted Secure IP (TSIP) with hardware-accelerated AES128/192/256, RSA, ECC, SHA256, and a true random number generator (TRNG). It supports secure boot verification via signature checking and enables authenticated encryption for firmware updates. These functions execute independently of the main CPU, preserving real-time determinism while meeting IEC62443-3-3 SL2 requirements.
What package type and pin count does the R5F5671EHDFM#10 use?
The R5F5671EHDFM#10 uses the PLQP0144KA-B package: a 144-pin LQFP measuring 20 × 20 mm with 0.50-mm pitch. This package provides 113 general-purpose I/O pins (including 20 with 5-V tolerance), full peripheral signal routing, and thermal performance suited for industrial ambient temperatures up to +85°C. Pin definitions are fully documented in Section 2.2 of R01DS0373EJ0120.
Can the R5F5671EHDFM#10 interface directly with SD cards and serial NOR flash?
Yes, the R5F5671EHDFM#10 includes a dedicated SD host interface (SDHI) supporting 1-/4-bit SD/SDIO buses at up to 25 MB/s, and a Quad-SPI memory interface (QSPIX) that fetches code directly from SPI-compatible NOR flash using extended/dual/quad protocols. Both peripherals operate without CPU intervention via DMA, enabling fast boot and seamless XIP execution - confirmed in Sections 38 and 40 of the R01DS0373EJ0120 datasheet.
How does the R5F5671EHDFM#10 support IEC60730 Class B compliance?
The R5F5671EHDFM#10 provides built-in hardware features for IEC60730 Class B: oscillation-stop detection, CRC-protected register write protection, A/D converter self-diagnostic, IWDT windowing, and memory protection unit (MPU) enforcement. These are activated via configuration bits and require no external components. The R5F5671EHDFM#10's documentation includes a dedicated IEC60730 checklist (Section 52) with test procedures and pass/fail criteria.
R5F5671EHDFM#10 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 64-LQFP
- Series:
- RX671
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- RXv3
- Core Size:
- 32-Bit Single-Core
- Speed:
- 120MHz
- Connectivity:
- I2C, LINbus, QSPI, SCI, SPI, USB
- Peripherals:
- Capacitive Touch, DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 44
- Program Memory Size:
- 2MB (2M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 384K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 10x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F5671EHDFM#10 FAQ
1.How can I place an order for R5F5671EHDFM#10 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F5671EHDFM#10 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F5671EHDFM#10 reliable?
The price and inventory of R5F5671EHDFM#10 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F5671EHDFM#10 is usually 5 days.
3.What payment methods are accepted for R5F5671EHDFM#10?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F5671EHDFM#10 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F5671EHDFM#10?
R5F5671EHDFM#10 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F5671EHDFM#10 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F5671EHDFM#10?
For technical support, including R5F5671EHDFM#10 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F5671EHDFM#10 requirements.
6.How does Aetrix verify that R5F5671EHDFM#10 is sourced from the original manufacturer or authorized distributors?
All R5F5671EHDFM#10 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F5671EHDFM#10 meets industry standards.
7.What is the process for return or replacement of R5F5671EHDFM#10?
All R5F5671EHDFM#10 units undergo pre-shipment inspection (PSI). If there is an issue with R5F5671EHDFM#10, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F5671EHDFM#10 part is unused and in its original packaging.
Return procedure for R5F5671EHDFM#10:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F5671EHDFM#10 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
