Renesas R5F5671EHDLK#20
- Part No.:
- R5F5671EHDLK#20
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 145-TFLGA
- Datasheet:
-
R5F5671EHDLK#20.pdf
- Description:
- IC MCU 32BIT 2MB FLASH 145TFLGA
- Quantity:
- Payment:

- Shipping:

Inventory:3,628
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F5671EHDLK#20 from Renesas is a 32-bit RXv3 microcontroller operating at up to 120 MHz, featuring double-precision IEEE-754 FPU, 2 MB on-chip code flash with dual-bank support, 384 KB SRAM, and integrated CAN, USB 2.0 FS, SD host interface, QSPIX, and capacitive touch sensing - deployed in industrial HMI and smart metering systems requiring real-time control and secure firmware execution.
For engineers reviewing the R5F5671EHDLK#20 datasheet, R5F5671EHDLK#20 pinout, R5F5671EHDLK#20 application, or R5F5671EHDLK#20 equivalent, key selection considerations include its 144-pin LFQFP package (PLQP0144KA-B), -40°C to +85°C temperature grade (D-version), TSIP-based AES256/SHA256 encryption, and 12-bit dual A/D converter with self-diagnostic capability.
Technical Context
The R5F5671EHDLK#20 implements the RXv3 CPU core with 113 instructions, collective register bank save, and memory protection unit (MPU) for IEC60730-compliant safety-critical firmware. Its clock system integrates PLL, sub-clock oscillator (32.768 kHz), and dedicated IWDT 120-kHz oscillator - enabling independent timing domains for PCLKA (up to 120 MHz), PCLKB (up to 60 MHz), and ADCLK (up to 60 MHz).
Peripheral integration includes EXDMACa (2-channel extended DMA), DTCb (1-channel data transfer controller), and ELC (event link controller) for zero-CPU-intervention signal chaining between MTU3a timers, A/D converters, and communication modules - supporting deterministic response in motor control and remote sensing applications.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv3 32-bit, 120 MHz max, 707 CoreMark score - enables real-time deterministic execution of complex control algorithms. |
| Memory | 2 MB code flash (dual-bank, BGO programming), 384 KB SRAM (no wait states), 8 KB data flash (100k write cycles) - supports secure OTA updates and runtime parameter storage. |
| FPU | Double-precision IEEE-754 coprocessor (16×64-bit registers, 21 instructions) - accelerates floating-point math for sensor fusion and digital power control. |
| Security | Trusted Secure IP (TSIP): AES128/192/256, SHA256, TRNG, key protection - meets IEC60730 Class B and IoT device root-of-trust requirements. |
| Analog | Dual 12-bit S12AD: 8+12 channels, 0.48 µs conversion, self-diagnostic, disconnection detection - ensures reliable measurement in noisy industrial environments. |
| Package | PLQP0144KA-B: 144-pin LFQFP, 20 × 20 mm, 0.50-mm pitch, 5-V tolerant I/O (20 pins), -40°C to +85°C - compatible with standard reflow assembly and high-density PCB layouts. |
Pinout & Package
PLQP0144KA-B is a 144-pin Low-Profile Quad Flat Package with 0.50-mm pitch, 20 × 20 mm body size, and exposed thermal pad. Pin functions are defined per Renesas R01DS0373EJ0120 Rev.1.20, Table 1.2 (page 12), covering VCC/AVCC/VCAP supply rails, 113 general-purpose I/Os (including 20 5-V tolerant), 16 external interrupt inputs (IRQ0–IRQ15), and dedicated peripheral pins for USB, CAN, SDHI, QSPIX, and CTSU.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, AVCC0, AVCC1 | Main/analog power supply | 2.7–3.6 V operation; separate analog domains ensure noise-immune ADC and RTC performance. |
| P100–P113, P200–P215, etc. | General-purpose I/O | 113 configurable pins with pull-up, open-drain, and 5-V tolerance on 20 pins - simplifies level-shifting in mixed-voltage systems. |
| USB_DP/USB_DM | USB 2.0 Full-Speed interface | Integrated transceiver eliminates external PHY; supports host/function/OTG with 2 KB on-chip buffer. |
| CAN0_TX/CAN0_RX, CAN1_TX/CAN1_RX | CAN bus interface | Two ISO11898-1 compliant channels, 32 mailboxes each - enables multi-node automotive diagnostics and industrial fieldbus bridging. |
| SD0_CLK/SD0_CMD/SD0_DAT0–3 | SD host interface | 1- or 4-bit SD/SDIO support up to 25 MB/s - allows direct boot from SD card and firmware update via removable media. |
| QSPIX_IO0–3, QSPIX_CLK, QSPIX_CS | Quad-SPI memory interface | Fetches code directly from external serial flash; supports extended/dual/quad SPI protocols - reduces BOM cost vs parallel NOR flash. |
Key Features
| Feature | Design Value |
|---|---|
| Event Link Controller (ELC) | Chains 99 internal event signals (e.g., timer overflow → A/D trigger → DMA transfer) without CPU intervention - cuts latency in closed-loop control by >90%. |
| Dual-Bank Flash | Enables background programming while executing from alternate bank - critical for fail-safe firmware updates in medical and energy metering devices. |
| Capacitive Touch Sensing (CTSU) | Supports 17 self-capacitance keys or 64 mutual-capacitance keys with built-in noise rejection - eliminates external touch controller in HMI panels. |
| IEC60730 Safety Functions | Oscillation-stop detection, CRC-A, IWDT windowing, A/D self-test, and register write protection - satisfies Class B compliance without external watchdog ICs. |
| Remote Control Receiver (REMC) | Hardware-accelerated IR pattern matching (header/data0/data1/special) with 8-byte FIFO - enables low-power remote interface in smart home gateways. |
Applications
| Industrial HMI Panels | Smart Electricity Meters |
|---|---|
Use Scenario: Touch-enabled operator interface for PLC-controlled machinery with real-time status display and configuration menus. IC Role / Device Role / Timing Role: Main application processor handling GUI rendering, CTSU touch decoding, SDHI-based firmware updates, and CAN bus diagnostics. Use Value: Integrated 2 MB flash and 384 KB SRAM eliminate external memory; TSIP secures over-the-air updates against tampering. | Use Scenario: Revenue-grade meter with tariff switching, load profiling, and remote firmware upgrades via cellular backhaul. IC Role / Device Role / Timing Role: System-on-chip managing metrology ADC sampling, RTC time-stamping, secure crypto operations, and SD/USB data export. Use Value: Dual 12-bit A/D units with self-diagnostic meet IEC62053 accuracy requirements; backup RAM retains billing data during power loss. |
| Home Energy Gateways | Motor Drive Controllers |
Use Scenario: Central hub aggregating Zigbee/Z-Wave sensor data, running local automation logic, and syncing with cloud platforms. IC Role / Device Role / Timing Role: Secure application host interfacing with multiple radios via UART/SPI, managing encrypted TLS sessions via TSIP, and logging events to SD card. Use Value: QSPIX fetches boot code from serial flash; USB host mode enables field technician debugging via portable tools. | Use Scenario: Field-oriented control (FOC) of BLDC motors in HVAC compressors with real-time current sensing and PWM generation. IC Role / Device Role / Timing Role: Real-time controller synchronizing MTU3a complementary PWM outputs, S12AD current sampling, and encoder feedback via TPUa phase counting. Use Value: 120 MHz CPU + double-precision FPU executes FOC math in <1 µs; POE3a prevents shoot-through during fault conditions. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 32-bit MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F5671EHDFP#30 | Same RX671 Group silicon, but in 100-pin TFLGA (PTLG0100JB-A), 7 × 7 mm, 0.65-mm pitch - 80 I/O pins, reduced peripheral channel count (e.g., 1 CAN, 1 USB). | Suitable for space-constrained designs where full 144-pin I/O and dual CAN/USB are unnecessary - e.g., compact sensor nodes. | Select when board area is critical and peripheral count can be reduced; not pin-compatible with R5F5671EHDLK#20. |
| R5F566TEHDFP#30 | RX66T Group part: 160 MHz CPU, no TSIP, no SDHI, no QSPIX, but enhanced MTU3b with 3-phase PWM dead-time control - 100-pin TFLGA. | Optimized for motor control only; lacks security, storage, and HMI peripherals - used in inverters and servo drives. | Choose for pure motor control where crypto, SD, and touch are irrelevant; requires different PCB layout and firmware adaptation. |
Compared with R5F5671EHDLK#20, the R5F5671EHDFP#30 offers identical architecture in a smaller package but fewer interfaces, while the R5F566TEHDFP#30 trades security and connectivity for higher PWM precision - making R5F5671EHDLK#20 the balanced choice for connected, secure, feature-rich embedded systems.
Availability
R5F5671EHDLK#20 is available at Aetrix Electronics and suitable for industrial HMI, smart metering, home energy gateways, and motor drive controllers requiring stable component supply across multi-year production cycles.
Supply support for R5F5671EHDLK#20 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader headquartered in Tokyo, Japan, specializing in microcontrollers, analog, power, and SoC solutions for industrial, automotive, and IoT markets.
The RX671 Group, including R5F5671EHDLK#20, was designed for secure, real-time embedded applications demanding high computational throughput, rich connectivity, and functional safety - targeting smart infrastructure and human-machine interface systems.
FAQ
What is the maximum operating frequency and CoreMark score of the R5F5671EHDLK#20?
The R5F5671EHDLK#20 operates at a maximum frequency of 120 MHz and achieves 707 CoreMark points under benchmark conditions. This performance stems from the RXv3 CPU core's optimized pipeline, double-precision FPU, and zero-wait-state access to 384 KB SRAM - enabling deterministic execution of real-time control tasks in the R5F5671EHDLK#20.
Does the R5F5671EHDLK#20 support secure firmware updates and cryptographic operations?
Yes, the R5F5671EHDLK#20 integrates Trusted Secure IP (TSIP) supporting AES128/192/256, SHA256, RSA, ECC, and true random number generation. It enables secure boot, encrypted OTA updates, and key protection - all verified in the R5F5671EHDLK#20 datasheet (R01DS0373EJ0120) Section 1.1 and Chapter 42.
What package type and pin count does the R5F5671EHDLK#20 use?
The R5F5671EHDLK#20 uses the PLQP0144KA-B package: a 144-pin Low-Profile Quad Flat Package with 20 × 20 mm footprint, 0.50-mm pitch, and exposed thermal pad. This package provides 113 general-purpose I/O pins, including 20 with 5-V tolerance - confirmed in Renesas document R01DS0373EJ0120, page 11.
Which communication interfaces are integrated into the R5F5671EHDLK#20?
The R5F5671EHDLK#20 integrates CAN (2 channels, 32 mailboxes each), USB 2.0 Full-Speed (host/function/OTG), SD host interface (1 channel, 4-bit bus), QSPIX (1 channel, quad-SPI fetch), three I²C interfaces (RIIC/RIICHS), and up to 13 SCI channels - all detailed in R01DS0373EJ0120 Sections 1.1 and Table 1.1.
How does the R5F5671EHDLK#20 handle analog-to-digital conversion and self-diagnosis?
The R5F5671EHDLK#20 features two independent 12-bit A/D converters (S12AD0: 8 channels; S12AD1: 12 channels) with 0.48 µs conversion time, sample-and-hold, and built-in self-diagnostic that injects known reference voltages (VREFL0/VREFH0, AVSS1/AVCC1) to verify linearity and offset - as specified in R01DS0373EJ0120 Section 1.1 and Chapter 35.
R5F5671EHDLK#20 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 145-TFLGA
- Series:
- RX671
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RXv3
- Core Size:
- 32-Bit Single-Core
- Speed:
- 120MHz
- Connectivity:
- CANbus, I2C, LINbus, QSPI, SCI, SPI, USB
- Peripherals:
- Capacitive Touch, DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 113
- Program Memory Size:
- 2MB (2M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 384K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 20x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F5671EHDLK#20 FAQ
1.How can I place an order for R5F5671EHDLK#20 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F5671EHDLK#20 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F5671EHDLK#20 reliable?
The price and inventory of R5F5671EHDLK#20 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F5671EHDLK#20 is usually 5 days.
3.What payment methods are accepted for R5F5671EHDLK#20?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F5671EHDLK#20 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F5671EHDLK#20?
R5F5671EHDLK#20 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F5671EHDLK#20 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F5671EHDLK#20?
For technical support, including R5F5671EHDLK#20 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F5671EHDLK#20 requirements.
6.How does Aetrix verify that R5F5671EHDLK#20 is sourced from the original manufacturer or authorized distributors?
All R5F5671EHDLK#20 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F5671EHDLK#20 meets industry standards.
7.What is the process for return or replacement of R5F5671EHDLK#20?
All R5F5671EHDLK#20 units undergo pre-shipment inspection (PSI). If there is an issue with R5F5671EHDLK#20, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F5671EHDLK#20 part is unused and in its original packaging.
Return procedure for R5F5671EHDLK#20:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F5671EHDLK#20 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

