My Inquiry
My Account
Renesas R5F5671EHGBP#20
- Part No.:
- R5F5671EHGBP#20
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 64-TFBGA
- Datasheet:
-
R5F5671EHGBP#20.pdf
- Description:
- MCU:RX
- Quantity:
- Payment:
- Shipping:
Inventory:175
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F5671EHGBP#20 from Renesas is a 32-bit RXv3 microcontroller operating at up to 120 MHz, featuring double-precision IEEE-754 FPU, 2 Mbyte on-chip code flash with dual-bank support, 384 Kbyte SRAM, and integrated CAN, USB 2.0 FS, SD host interface, QSPIX, and capacitive touch sensing - deployed in industrial HMI, smart metering, and motor control gateways.
For engineers reviewing the R5F5671EHGBP#20 datasheet, R5F5671EHGBP#20 pinout, R5F5671EHGBP#20 application, or R5F5671EHGBP#20 equivalent, this MCU delivers deterministic real-time performance (707 CoreMark), IEC60730-compliant safety features, hardware encryption (TSIP), and low-power operation across –40°C to +105°C - critical for certified embedded systems requiring secure firmware updates, RTC-backed logging, and multi-interface connectivity.
Technical Context
The R5F5671EHGBP#20 implements the RXv3 CPU core with 16 general-purpose 32-bit registers, double-precision FPU (16×64-bit data registers), memory protection unit (MPU) supporting eight 16-byte-aligned regions, and collective register bank save for fast context switching. It integrates dual-clock domain architecture: ICLK up to 120 MHz for CPU/QSPIX, PCLKA up to 120 MHz for MTU/RSPI/RIICHS, and PCLKB up to 60 MHz for most peripherals including S12AD units.
Its peripheral subsystem includes two CAN channels (32 mailboxes each), full-speed USB 2.0 host/function/OTG with 2 KB buffer, SDHI supporting 25 MB/s high-speed mode, and CTSU supporting 17-key self-capacitance or 64-key mutual-capacitance touch - all coordinated via Event Link Controller (ELC) for CPU-free inter-module triggering.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv3 32-bit, 120 MHz max, 707 CoreMark, double-precision IEEE-754 FPU |
| Memory | 2 Mbyte code flash (dual-bank, BGO programming), 8 Kbyte data flash (100k cycles), 384 Kbyte SRAM (no wait states) |
| Operating Range | –40°C to +105°C (G-version), 2.7–3.6 V supply, battery-backed RTC & standby RAM |
| Connectivity | 2× CAN (ISO11898-1), 1× USB 2.0 FS host/function/OTG, 1× SDHI (25 MB/s), 1× QSPIX, 3× RSPId, 1× RSPIA, 3× RIIC/RIICHS (up to 3.4 Mbps) |
| Analog & Sensing | Two 12-bit A/D converters (8+12 ch), on-die temperature sensor (±1°C), capacitive touch unit (CTSU) for 17 self-/64 mutual-capacitance keys |
| Security | Trusted Secure IP (TSIP): AES128/192/256, RSA, ECC, TRNG, SHA256, key copy prevention |
| Timers & Control | MTU3a (9 ch), TPUa (6 ch), CMTW (2×32-bit), IWDTa (14-bit, dedicated 120-kHz oscillator), POE3a for PWM fault protection |
Pinout & Package
Package: PLQP0144KA-B (144-pin LQFP, 20 × 20 mm, 0.50-mm pitch, G-version –40°C to +105°C).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / AVCC0 / AVCC1 | Core & analog power supply | 2.7–3.6 V main supply; separate analog domains for ADC reference stability |
| VBATT | Backup power input | Enables RTC, backup registers, and sub-clock oscillator during main power loss |
| XTAL / EXTAL | Main crystal oscillator terminals | Supports 8–24 MHz external resonator for precise system clock generation |
| RTCIN / RTCOUT | 32.768 kHz sub-clock oscillator | Connects to external crystal for battery-backed real-time clock accuracy |
| USB_DP / USB_DM | USB 2.0 full-speed differential pair | Integrated transceiver; no external pull-ups required for device/host operation |
| SD0_CMD / SD0_CLK / SD0_DAT0–3 | SD host interface signals | Supports 1-/4-bit SD/SDIO bus; compliant with SD Physical Layer Spec v3.01 |
| QSPIX_IO0–3 / QSPIX_CLK / QSPIX_CS | Quad-SPI memory interface | Enables direct code/data fetch from external serial flash (quad/dual/standard SPI) |
| CTSU_S0–S16 | Capacitive touch sensing inputs | Configurable as self-capacitance (17 keys) or mutual-capacitance (matrix up to 64 keys) |
Key Features
| Feature | Design Value |
|---|---|
| Dual-bank flash architecture | Enables seamless firmware updates with zero downtime: one bank executes while the other is reprogrammed |
| Trusted Secure IP (TSIP) | Hardware-accelerated crypto engine prevents key extraction and supports secure boot, OTA update authentication |
| Event Link Controller (ELC) | Eliminates CPU intervention by directly linking 99 internal events (e.g., timer overflow → ADC trigger → DMA transfer) |
| IEC60730 Class B compliance support | Includes oscillation-stop detection, CRC-A, IWDTa, A/D self-diagnostic, and register write protection |
| Multi-domain clocking | Independent ICLK (120 MHz), PCLKA (120 MHz), PCLKB (60 MHz), PCLKC/D (60 MHz) enable optimized peripheral timing without CPU throttling |
Applications
| Industrial HMI Gateway | Smart Energy Meter |
|---|---|
Use Scenario: Central controller aggregating Modbus RTU over RS485, CAN bus telemetry, and local capacitive touch panel in factory floor HMIs. IC Role / Device Role / Timing Role: Main application processor executing RTOS, managing dual CAN interfaces for fieldbus bridging, and driving CTSU-based touch UI with <10 ms response latency. Use Value: Integrated SDHI enables local event logging to microSD; TSIP secures firmware updates; 105°C rating ensures reliability in uncooled enclosures. |
Use Scenario: UL/IEC-certified electricity meter performing metrology calculations, tamper detection, and secure DLMS/COSEM communication over PLC or RF. IC Role / Device Role / Timing Role: Real-time metrology co-processor interfacing with external ADCs via SPI, running IEC60730 diagnostics, and maintaining RTC-synchronized billing logs. Use Value: Hardware CRC and MPU prevent unauthorized code execution; backup RAM preserves last-read values during brownout; temperature sensor validates thermal derating. |
| Motor Control Gateway | Secure IoT Edge Node |
Use Scenario: Compact gateway coordinating BLDC motor drives (via CAN), reading position sensors (via QSPIX-connected absolute encoder), and reporting status over USB-CDC. IC Role / Device Role / Timing Role: Timing-critical motion controller using MTU3a complementary PWM with dead-time compensation and POE3a fault shutdown. Use Value: 120 MHz CPU handles FOC math in <5 µs; QSPIX fetches motor profiles from external flash; IWDTa guarantees fail-safe stop on software hang. |
Use Scenario: Battery-powered edge node collecting sensor data (temperature, touch, analog), encrypting payloads with AES256, and transmitting via SDIO-connected Wi-Fi module. IC Role / Device Role / Timing Role: Low-power host MCU managing deep software standby, wake-on-event (CTSU/timer), and secure key storage in TSIP-protected memory. Use Value: Four low-power modes reduce average current to <10 µA in standby; 4 KB standby RAM retains session keys; TRNG seeds TLS handshakes. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 32-bit industrial MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F5670EHGBP#20 | Same RX671 family, identical package and pinout, but 1.5 Mbyte code flash (vs. 2 Mbyte) and no QSPIX interface | Suitable for cost-sensitive designs omitting serial flash boot/firmware storage | Select when QSPIX and full 2 Mbyte flash are not required; retains all other peripherals and security features |
| R5F566TEHDFP#30 | RX66T group, 160 MHz CPU, 1.5 Mbyte flash, no TSIP, no SDHI, no CTSU, but enhanced MTU3 for motor control (3-phase PWM with encoder input) | Optimized for real-time motor drive with encoder feedback, lacking HMI/security features of RX671 | Choose for servo/inverter control where motor timing precision outweighs touch, crypto, and SD needs |
Compared with R5F5671EHGBP#20, the R5F5670EHGBP#20 reduces flash capacity and removes QSPIX but maintains pin compatibility and safety features, while the R5F566TEHDFP#30 trades HMI/security peripherals for higher CPU speed and motor-specific timers - making R5F5671EHGBP#20 the optimal choice for secure, connected, multi-interface industrial gateways.
Availability
R5F5671EHGBP#20 is available at Aetrix Electronics and suitable for industrial HMI, smart metering, and motor control gateway applications requiring stable component supply, long-term lifecycle assurance, and automotive-grade temperature resilience.
Supply support for R5F5671EHGBP#20 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for industrial, automotive, and enterprise applications.
The RX671 Group targets high-integrity industrial edge devices, combining real-time determinism, functional safety support (IEC60730), hardware security (TSIP), and rich connectivity - enabling secure, certified, and maintainable embedded systems.
FAQ
What is the maximum operating frequency and CoreMark score of the R5F5671EHGBP#20?
The R5F5671EHGBP#20 operates at a maximum frequency of 120 MHz and achieves 707 CoreMark points under benchmark conditions. This performance stems from its RXv3 CPU core with dual-issue capability, on-chip 8 KB ROM cache, and zero-wait-state access to 384 KB SRAM - enabling deterministic real-time execution for industrial control loops and protocol stacks.
Does the R5F5671EHGBP#20 support secure firmware updates and cryptographic operations?
Yes, the R5F5671EHGBP#20 integrates Trusted Secure IP (TSIP) with hardware acceleration for AES128/192/256, RSA, ECC, SHA256, and a true random number generator (TRNG). It supports secure boot validation and authenticated OTA updates - all while preventing key extraction through physical and logical protections embedded in the TSIP module.
What package type and temperature grade does the R5F5671EHGBP#20 use?
The R5F5671EHGBP#20 uses the PLQP0144KA-B package: a 144-pin LQFP measuring 20 × 20 mm with 0.50-mm pitch. It is rated for the G-version industrial temperature range of –40°C to +105°C, making it suitable for deployment in harsh environments such as factory automation cabinets and outdoor energy infrastructure.
Which communication interfaces are integrated into the R5F5671EHGBP#20?
The R5F5671EHGBP#20 integrates CAN (2 channels, ISO11898-1), USB 2.0 FS host/function/OTG, SD host interface (25 MB/s), QSPIX, three RSPId channels, one RSPIA channel, three RIIC/RIICHS channels (up to 3.4 Mbps), and two RSCI channels with Manchester encoding - providing comprehensive connectivity for industrial gateways, HMI, and edge nodes.
How does the R5F5671EHGBP#20 support IEC60730 Class B compliance?
The R5F5671EHGBP#20 provides built-in IEC60730 Class B compliance features including oscillation-stop detection, CRC-A for memory checking, independent watchdog timer (IWDTa) with window function, A/D converter self-diagnostic, and register write protection. These are implemented in hardware and documented in Renesas' Functional Safety Manual R01UM0132EJ0200.
R5F5671EHGBP#20 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 64-TFBGA
- Series:
- RX671
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RXv3
- Core Size:
- 32-Bit Single-Core
- Speed:
- 120MHz
- Connectivity:
- I2C, LINbus, QSPI, SCI, SPI, USB
- Peripherals:
- Capacitive Touch, DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 43
- Program Memory Size:
- 2MB (2M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 384K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 10x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F5671EHGBP#20 FAQ
1.How can I place an order for R5F5671EHGBP#20 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F5671EHGBP#20 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F5671EHGBP#20 reliable?
The price and inventory of R5F5671EHGBP#20 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F5671EHGBP#20 is usually 5 days.
3.What payment methods are accepted for R5F5671EHGBP#20?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F5671EHGBP#20 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F5671EHGBP#20?
R5F5671EHGBP#20 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F5671EHGBP#20 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F5671EHGBP#20?
For technical support, including R5F5671EHGBP#20 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F5671EHGBP#20 requirements.
6.How does Aetrix verify that R5F5671EHGBP#20 is sourced from the original manufacturer or authorized distributors?
All R5F5671EHGBP#20 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F5671EHGBP#20 meets industry standards.
7.What is the process for return or replacement of R5F5671EHGBP#20?
All R5F5671EHGBP#20 units undergo pre-shipment inspection (PSI). If there is an issue with R5F5671EHGBP#20, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F5671EHGBP#20 part is unused and in its original packaging.
Return procedure for R5F5671EHGBP#20:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F5671EHGBP#20 Tags
-
ATTINY4-TSHR
Microchip Technology
-
ATTINY10-TSHR
Microchip Technology
-
ATTINY10-TS8R
Microchip Technology
-
ATTINY202-SSNR
Microchip Technology
-
ATTINY202-SSFR
Microchip Technology
-
ATTINY402-SSNR
Microchip Technology
-
PIC16F15213T-I/MF
Microchip Technology
-
PIC16F15213-E/MF
Microchip Technology
-
PIC10F200T-I/OT
Microchip Technology
-
ATTINY412-SSNR
Microchip Technology
-
PIC10F202T-I/OT
Microchip Technology
-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
