Renesas R5F5671EHGFB#30
- Part No.:
- R5F5671EHGFB#30
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 144-LQFP
- Datasheet:
-
R5F5671EHGFB#30.pdf
- Description:
- IC MCU 32BIT 2MB FLASH 144LFQFP
- Quantity:
- Payment:

- Shipping:

Inventory:288
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F5671EHGFB#30 from Renesas is a 32-bit RXv3 microcontroller operating at up to 120 MHz, featuring double-precision IEEE-754 FPU, 2 MB on-chip code flash with dual-bank support, 384 KB SRAM, and integrated CAN, USB 2.0 FS, SDHI, QSPIX, and capacitive touch sensing - deployed in industrial HMI and smart metering systems requiring real-time control and secure firmware updates.
For engineers reviewing the R5F5671EHGFB#30 datasheet, R5F5671EHGFB#30 pinout, R5F5671EHGFB#30 application, or R5F5671EHGFB#30 equivalent, key selection criteria include its 145-pin TFLGA (0.65-mm pitch) package, -40°C to +105°C G-grade temperature rating, TSIP-based AES256/SHA256 encryption, and IEC60730-compliant self-test features for functional safety-critical firmware.
Technical Context
The R5F5671EHGFB#30 implements the RXv3 CPU core with 113 instructions, including DSP and floating-point extensions, and supports little-endian or big-endian data arrangement. Its memory subsystem integrates 2 MB dual-bank flash (1-wait at 120 MHz), 384 KB zero-wait SRAM, and 8 KB data flash rated for 100,000 erase/write cycles.
Peripheral architecture includes three independent clock domains (ICLK up to 120 MHz, PCLKA up to 120 MHz, PCLKB up to 60 MHz), enabling concurrent high-speed execution and peripheral operation. The ELC (Event Link Controller) enables hardware-triggered inter-module coordination without CPU intervention - critical for deterministic timing in motor control and sensor fusion.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv3 32-bit, 120 MHz max, 707 CoreMark, double-precision FPU, 16 register banks |
| Memory | 2 MB code flash (dual-bank), 8 KB data flash (100k cycles), 384 KB SRAM (zero-wait), 4 KB standby RAM |
| Package & Temp | TFLGA-145 (9 × 9 mm, 0.65-mm pitch), G-grade: –40°C to +105°C |
| Security | Trusted Secure IP (TSIP): AES128/192/256, SHA256, TRNG, key protection, IEC60730 self-diagnostic |
| Connectivity | CAN (2 ch, 32 mailboxes), USB 2.0 FS host/function/OTG, SDHI (25 MB/s), QSPIX (fetch from serial flash) |
| Analog & Timing | Two 12-bit ADCs (8+12 ch), RTC with battery backup, 25 timers including MTU3a (9-channel PWM), CMTW (32-bit) |
| I/O & Sensing | 111 GPIO (5-V tolerant, open-drain), capacitive touch unit (17 self-cap or 64 mutual keys), on-die temp sensor (±1°C) |
Pinout & Package
Package: TFLGA-145 (PTLG0145JC-A), 9 × 9 mm body, 0.65-mm pitch, 145-terminal grid array with exposed thermal pad. Pinout validated per Renesas R01DS0373EJ0120 Rev.1.20, Table 1.2 and Section 5 "Pin Functions".
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, AVCC0, AVCC1 | Power supply inputs | Core/analog domain supplies (2.7–3.6 V); AVCC0/AVCC1 power ADC/S12AD units independently |
| VBATT | Backup power input | Enables RTC, sub-clock oscillator, and backup registers during main power loss |
| RES# | Active-low reset input | Hardware reset assertion; internal POR/LVD also available |
| CLKIN / CLKOUT | External crystal interface | Supports 8–24 MHz crystal; optional external clock input up to 30 MHz |
| USB_DP / USB_DM | USB 2.0 full-speed differential pair | Integrated transceiver; no external pull-ups required; supports host/function/OTG |
| SD0_CMD / SD0_CLK / SD0_DAT[0:3] | SD host interface signals | 1- or 4-bit SD bus; compliant with SD Physical Layer Spec v3.01 (no DDR) |
| QSPIX_IO0–IO3 | Quad-SPI memory interface | Enables direct code/data fetch from external serial flash; supports extended/dual/quad SPI protocols |
| CTSU_Sx (x=0–16) | Capacitive touch sensing inputs | Self-capacitance mode: one pin per key; mutual mode: matrix scan across 17 pins |
Key Features
| Feature | Design Value |
|---|---|
| Dual-bank flash with BGO | Enables seamless firmware updates: execute from Bank A while programming Bank B in background |
| TSIP cryptographic engine | Hardware-accelerated AES256/SHA256/TRNG eliminates software crypto overhead and side-channel risks |
| ELC-driven peripheral chaining | Links timer output to ADC trigger or DMA request without CPU involvement - reduces latency and ISR load |
| IEC60730 Class B compliance support | Includes oscillation-stop detection, CRC-A, IWDTa windowing, A/D self-test, and register write protection |
| Flexible clock domain partitioning | ICLK (120 MHz), PCLKA (120 MHz), PCLKB (60 MHz) allow mixed-speed peripheral operation without clock gating penalties |
Applications
| Industrial HMI Panel | Smart Electricity Meter |
|---|---|
|
Use Scenario: Touch-enabled front-panel display with real-time energy monitoring, tariff switching, and tamper detection. IC Role / Device Role / Timing Role: Main application MCU managing capacitive touch UI, SDHI for firmware logging, CAN for utility communication, and RTC for time-stamped billing. Use Value: Integrated CTSU eliminates external touch controller; TSIP secures OTA updates; dual-bank flash enables fail-safe field upgrades. |
Use Scenario: Revenue-grade meter with metrology SoC interface, PLC/G3-PLC backhaul, and local display. IC Role / Device Role / Timing Role: System controller handling secure metering data aggregation, CAN/PLC gateway logic, and tamper event logging via RTC timestamp. Use Value: IEC60730 self-tests validate A/D integrity; VBATT-backed RTC ensures accurate billing timestamps during mains outage. |
| Programmable Logic Controller (PLC) | Home Energy Gateway |
|
Use Scenario: DIN-rail mounted controller with analog I/O expansion, Modbus RTU over RS485, and web-based configuration. IC Role / Device Role / Timing Role: Real-time task scheduler interfacing with S12AD (12-bit ADC), SCIh (LIN/Modbus), and MTU3a (PWM for analog output drivers). Use Value: MTU3a complementary PWM with dead-time compensation drives isolated analog outputs; ELC synchronizes ADC sampling to PWM edges. |
Use Scenario: Wi-Fi/Zigbee gateway aggregating solar inverter, battery monitor, and smart appliance data. IC Role / Device Role / Timing Role: Secure edge node performing encrypted data bundling, SDHI storage of local history, and USB host for firmware recovery. Use Value: QSPIX fetches boot code from external flash; USB 2.0 FS host allows field technician recovery via USB stick; TSIP signs firmware packages. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 32-bit industrial MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F5670EHGFB#30 | Same RX671 family, identical package and pinout, but 1 MB code flash (vs. 2 MB) and no TSIP security block | Lacks hardware crypto acceleration and IEC60730 self-test features; unsuitable for secure firmware update or Class B certification | Select when cost sensitivity outweighs security and firmware size requirements; verify flash layout fits application binary |
| R5F566TEHGFB#30 | RX66T family, 160 MHz, 1.5 MB flash, no TSIP, enhanced motor control peripherals (3-phase PWM, encoder interface) | Optimized for servo/inverter control; lacks SDHI, QSPIX, and capacitive touch - not drop-in for HMI or metering | Choose only for motor-centric designs; requires PCB redesign due to different peripheral mapping and no CTSU/SDHI |
Compared with R5F5671EHGFB#30, the R5F5670EHGFB#30 offers identical footprint and real-time performance but sacrifices secure boot and firmware encryption, while the R5F566TEHGFB#30 trades HMI/metering features for higher PWM resolution and motor-specific timers - neither is pin-compatible nor functionally interchangeable without firmware and layout changes.
Availability
R5F5671EHGFB#30 is available at Aetrix Electronics and suitable for industrial HMI panels, smart electricity meters, programmable logic controllers, and home energy gateways requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for R5F5671EHGFB#30 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader headquartered in Tokyo, Japan, specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RX671 Group is designed for high-integrity industrial applications demanding real-time responsiveness, functional safety compliance (IEC60730), and secure firmware execution - targeting HMI, metering, and gateway devices where reliability and cryptographic trust are mandatory.
FAQ
What is the maximum operating frequency and CoreMark score of the R5F5671EHGFB#30?
The R5F5671EHGFB#30 operates at a maximum frequency of 120 MHz and achieves 707 CoreMark points under benchmark conditions. This performance stems from the RXv3 CPU core's optimized pipeline, double-precision FPU, and zero-wait-state access to 384 KB SRAM - enabling deterministic real-time response in industrial control loops.
Does the R5F5671EHGFB#30 support secure firmware updates and IEC60730 compliance?
Yes, the R5F5671EHGFB#30 includes Trusted Secure IP (TSIP) with AES256, SHA256, and TRNG for authenticated firmware signing and decryption. It also provides built-in IEC60730 Class B support via oscillation-stop detection, CRC-A, IWDTa windowing, A/D self-diagnostic, and register write protection - all documented in R01DS0373EJ0120.
What package type and thermal characteristics does the R5F5671EHGFB#30 use?
The R5F5671EHGFB#30 uses the PTLG0145JC-A package: a 145-pin TFLGA with 9 × 9 mm body, 0.65-mm pitch, and exposed thermal pad. It is rated for the G-grade temperature range of –40°C to +105°C, validated for continuous operation in industrial enclosures with natural convection cooling.
Which communication interfaces are integrated into the R5F5671EHGFB#30 for industrial connectivity?
The R5F5671EHGFB#30 integrates CAN (2 channels, 32 mailboxes), USB 2.0 FS host/function/OTG, SD host interface (25 MB/s), Quad-SPI (QSPIX) for serial flash, and multiple SCI/RSPI/I2C variants - enabling robust fieldbus, removable media, secure boot, and wireless module interfacing in a single chip.
How does the R5F5671EHGFB#30 handle analog sensing and timing-critical functions?
The R5F5671EHGFB#30 includes two 12-bit ADC units (8+12 channels), a ±1°C on-die temperature sensor, and 25 timers - including MTU3a (9-channel PWM with dead-time control) and CMTW (32-bit). Its Event Link Controller (ELC) synchronizes ADC triggers to PWM edges or external events, ensuring precise timing for motor control or energy measurement.
R5F5671EHGFB#30 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 144-LQFP
- Series:
- RX671
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- RXv3
- Core Size:
- 32-Bit Single-Core
- Speed:
- 120MHz
- Connectivity:
- CANbus, I2C, LINbus, QSPI, SCI, SPI, USB
- Peripherals:
- Capacitive Touch, DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 113
- Program Memory Size:
- 2MB (2M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 384K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 20x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F5671EHGFB#30 FAQ
1.How can I place an order for R5F5671EHGFB#30 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F5671EHGFB#30 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F5671EHGFB#30 reliable?
The price and inventory of R5F5671EHGFB#30 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F5671EHGFB#30 is usually 5 days.
3.What payment methods are accepted for R5F5671EHGFB#30?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F5671EHGFB#30 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F5671EHGFB#30?
R5F5671EHGFB#30 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F5671EHGFB#30 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F5671EHGFB#30?
For technical support, including R5F5671EHGFB#30 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F5671EHGFB#30 requirements.
6.How does Aetrix verify that R5F5671EHGFB#30 is sourced from the original manufacturer or authorized distributors?
All R5F5671EHGFB#30 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F5671EHGFB#30 meets industry standards.
7.What is the process for return or replacement of R5F5671EHGFB#30?
All R5F5671EHGFB#30 units undergo pre-shipment inspection (PSI). If there is an issue with R5F5671EHGFB#30, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F5671EHGFB#30 part is unused and in its original packaging.
Return procedure for R5F5671EHGFB#30:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F5671EHGFB#30 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

