Renesas R5F5671EHGFM#30
- Part No.:
- R5F5671EHGFM#30
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 64-LQFP
- Datasheet:
-
R5F5671EHGFM#30.pdf
- Description:
- IC MCU 32BIT 2MB FLASH 64LFQFP
- Quantity:
- Payment:

- Shipping:

Inventory:313
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F5671EHGFM#30 from Renesas is a 32-bit RXv3 microcontroller operating at up to 120 MHz, featuring double-precision IEEE-754 FPU, 2 MB on-chip code flash with dual-bank support, 384 KB SRAM, and integrated CAN, USB 2.0 FS, SD host interface, QSPIX, and capacitive touch sensing - deployed in industrial HMI, smart metering, and motor control systems requiring real-time processing and functional safety.
For engineers reviewing the R5F5671EHGFM#30 datasheet, R5F5671EHGFM#30 pinout, R5F5671EHGFM#30 application, or R5F5671EHGFM#30 equivalent, key selection considerations include its 145-pin TFLGA (0.65-mm pitch) package, IEC60730-compliant self-test features, TSIP-based AES256/SHA256 encryption, and 12-bit dual A/D converter with analog input disconnection detection.
Technical Context
The R5F5671EHGFM#30 implements the RXv3 CPU core with 113 instructions, including DSP and floating-point extensions, and supports little-endian or big-endian data arrangement. Its clock system integrates PLL, HOCO (16/18/20 MHz), LOCO (240 kHz), and sub-clock oscillator (32.768 kHz), enabling independent domain clocks: ICLK up to 120 MHz for CPU/QSPIX, PCLKA up to 120 MHz for MTU/RSPI/RIICHS, and PCLKB up to 60 MHz for most peripherals and ADCLK.
It employs a modular low-power architecture with four modes (sleep, all-module clock stop, software standby, deep software standby), battery-backed RTC and registers via VBATT, and MPU with eight configurable protection areas (minimum 16-byte granularity). The ELC interlinks 99 internal event signals - e.g., timer overflow triggering A/D conversion - eliminating CPU intervention for deterministic timing-critical sequences.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv3 32-bit, 120 MHz max, 707 CoreMark, double-precision FPU, 16×32-bit GPRs + 2×72-bit accumulators |
| Memory | 2 MB code flash (dual-bank, BGO programming), 8 KB data flash (100k erase cycles), 384 KB SRAM (no-wait @120 MHz), 4 KB standby RAM |
| Package & Pins | TFLGA-145 (PTLG0145JC-A), 9×9 mm, 0.65-mm pitch, 111 GPIOs (20×5-V tolerant, open-drain) |
| Peripherals | 2×CAN (32 mailboxes/channel), 1×USB 2.0 FS host/function/OTG, 1×SDHI (25 MB/s), 1×QSPIX, 2×12-bit S12AD (8+12 ch), CTSU (17-key self-cap) |
| Security & Safety | Trusted Secure IP (TSIP): AES128/192/256, SHA256, TRNG, CRC-A, IWDTa windowed reset, oscillation-stop detection, A/D self-diagnostic |
| Operating Range | –40°C to +105°C (G-version), 2.7–3.6 V supply, backup domain powered by VBATT |
Pinout & Package
Package: PTLG0145JC-A - 145-pin Thin Fine-Pitch Land Grid Array, 9 × 9 mm body, 0.65-mm pitch, 0.75-mm height, RoHS-compliant, moisture sensitivity level 3.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / AVCC0 / AVCC1 | Main & analog power supply | 2.7–3.6 V primary supply; separate analog domains enable noise-sensitive ADC operation |
| VBATT | Backup power input | Supplies RTC, backup registers, and sub-clock oscillator when main VCC drops below threshold |
| XTAL / EXTAL | Main crystal oscillator terminals | Supports 8–24 MHz external resonator; enables high-accuracy clock source for USB/SDHI timing compliance |
| RTCOUT / RTCIN | Real-time clock oscillator | Connects to 32.768-kHz crystal; enables battery-backed calendar/timekeeping with ±30-sec/year accuracy |
| USB_DP / USB_DM | USB 2.0 full-speed differential pair | Integrated transceiver eliminates external PHY; supports host/function/OTG without pull-up resistors |
| SD0_CMD / SD0_CLK / SD0_DAT0–3 | SD host interface signals | Direct 4-bit SD bus interface compliant with SD Physical Layer Spec v3.01; supports high-speed mode (25 MB/s) |
| QSPIX_IO0–3 / QSPIX_CLK / QSPIX_CS | Quad-SPI memory interface | Enables XIP execution and fast boot from serial NOR flash using quad-SPI protocol (up to 120 MHz ICLK) |
| CTSU_S0–S16 | Capacitive touch sense inputs | 17 dedicated pins for self-capacitance sensing; supports up to 17 independent touch keys with built-in noise rejection |
Key Features
| Feature | Design Value |
|---|---|
| Dual-bank flash architecture | Enables seamless firmware updates: one bank executes while the other is reprogrammed via BGO, eliminating runtime interruption |
| IEC60730 Class B support | Includes hardware-assisted CRC-A, IWDTa windowed timeout, oscillator stoppage detection, and A/D self-diagnostic - reduces certification effort |
| Event Link Controller (ELC) | Routes 99 internal events (e.g., TPU overflow → A/D start) without CPU involvement, achieving sub-microsecond deterministic response |
| Trusted Secure IP (TSIP) | Hardware-accelerated AES256/SHA256/TRNG with key protection prevents firmware cloning and ensures secure OTA update integrity |
| Flexible clock domain partitioning | Independent ICLK (120 MHz), PCLKA (120 MHz), PCLKB (60 MHz), PCLKC/D (60 MHz) allow optimized peripheral timing without CPU clock throttling |
Applications
| Industrial HMI Panel | Smart Energy Meter |
|---|---|
Use Scenario: Touch-enabled display controller with real-time energy monitoring, tamper detection, and secure firmware updates. IC Role / Device Role / Timing Role: Main application MCU handling capacitive touch decoding, SDHI-based logging, USB-based field service, and TSIP-secured OTA updates. Use Value: CTSU supports 17-key overlay with noise immunity; dual-bank flash enables zero-downtime firmware patching; IEC60730 features satisfy EN61000-6-2/6-4 EMC and safety requirements. | Use Scenario: DIN-rail mounted electricity meter with metrology IC interface, PLC communication, and anti-tampering alerts. IC Role / Device Role / Timing Role: System orchestrator managing CAN bus for grid communication, RTC-corrected time-stamped logging, and temperature-compensated calibration. Use Value: Integrated 12-bit dual A/D (with self-diagnostic) interfaces metrology sensors; VBATT-backed RTC maintains billing accuracy during mains failure; TSIP encrypts tariff tables and firmware. |
| Motor Drive Control Unit | Home Automation Gateway |
Use Scenario: Compact BLDC inverter controller with field-oriented control, current sensing, and safety shutdown. IC Role / Device Role / Timing Role: Real-time motion controller executing FOC algorithms on RXv3 core, generating PWM via MTU3a, and monitoring overcurrent via analog comparators. Use Value: 120 MHz CPU + double-precision FPU delivers <1 µs vector math latency; MTU3a complementary PWM with programmable dead time ensures safe gate driving; POE3a detects short-circuit faults within 100 ns. | Use Scenario: Multi-protocol hub connecting Zigbee, BLE, and wired sensors to cloud via Ethernet/Wi-Fi bridge. IC Role / Device Role / Timing Role: Protocol translation engine interfacing RSPI/SCI peripherals to wireless modules, managing secure TLS handshakes via TSIP, and buffering sensor data in SRAM. Use Value: 13-channel SCI + 2×RSCI + RIICHS/RIICa supports concurrent UART/I2C/SPI device management; 384 KB SRAM buffers burst telemetry; SHA256 accelerates certificate validation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 32-bit industrial MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F5670EHGFM#30 | Same RX671 family, identical 145-pin TFLGA package, but 1 MB code flash (vs. 2 MB) and no QSPIX interface | Suitable for cost-sensitive designs omitting serial flash boot or XIP; lacks QSPIX-driven firmware flexibility | Select when application firmware fits in 1 MB and does not require external quad-SPI memory access |
| R5F566TEHGFM#30 | RX66T Group part in same 145-pin TFLGA; 160 MHz CPU, 1.5 MB flash, no TSIP, no SDHI, adds encoder interface (ENCA) | Optimized for motor control with hardware encoder capture; lacks security and SD card support needed for HMI/cloud edge | Prefer for servo drives requiring ENCA and higher PWM resolution; avoid when SD logging or secure boot is mandatory |
Compared with R5F5671EHGFM#30, the R5F5670EHGFM#30 trades flash capacity and QSPIX for lower cost, while the R5F566TEHGFM#30 shifts focus to motor-specific peripherals at the expense of security and storage interfaces - making R5F5671EHGFM#30 the balanced choice for secure, connected, storage-rich industrial edge nodes.
Availability
R5F5671EHGFM#30 is available at Aetrix Electronics and suitable for industrial HMI, smart metering, and motor control applications requiring stable component supply, long-term lifecycle assurance, and traceable sourcing from Renesas-authorized channels.
Supply support for R5F5671EHGFM#30 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader headquartered in Tokyo, Japan, delivering microcontrollers, analog, power, and SoC solutions for automotive, industrial, infrastructure, and IoT markets.
The RX671 Group is designed for high-integrity industrial applications demanding real-time performance, functional safety (IEC60730), and secure connectivity - combining RXv3 CPU efficiency with integrated USB, SD, CAN, and hardware cryptography.
FAQ
What is the maximum operating frequency and CoreMark score of the R5F5671EHGFM#30?
The R5F5671EHGFM#30 operates at a maximum frequency of 120 MHz and achieves 707 CoreMark under benchmark conditions. This performance stems from the RXv3 CPU core's 113-instruction set, dual-issue capability for select operations, and zero-wait-state access to 384 KB SRAM at full speed - enabling deterministic real-time response in industrial control loops.
Does the R5F5671EHGFM#30 support secure boot and cryptographic acceleration?
Yes, the R5F5671EHGFM#30 integrates Trusted Secure IP (TSIP) providing hardware-accelerated AES128/192/256, SHA256, MD5, GHASH, RSA, ECC, and a true random number generator (TRNG). These features enable secure boot verification, encrypted firmware updates, and TLS offload - all critical for protecting R5F5671EHGFM#30-based devices against cloning and unauthorized firmware modification.
What package type and pin count does the R5F5671EHGFM#30 use?
The R5F5671EHGFM#30 uses the PTLG0145JC-A package: a 145-pin Thin Fine-Pitch Land Grid Array with 9 × 9 mm body size and 0.65-mm pitch. It provides 111 general-purpose I/O pins, of which 20 are 5-V tolerant and all support open-drain output and internal pull-up - ideal for interfacing with legacy industrial sensors and actuators.
How does the R5F5671EHGFM#30 handle analog-to-digital conversion?
The R5F5671EHGFM#30 integrates two independent 12-bit A/D converters (S12ADFa units): Unit 0 with 8 channels and Unit 1 with 12 channels. Each supports 8/10/12-bit resolution, 0.42–0.48 µs conversion time, self-diagnostic voltage generation, and analog input disconnection detection - ensuring reliable metrology in R5F5671EHGFM#30-based smart meters and sensor hubs.
Is the R5F5671EHGFM#30 qualified for extended temperature operation?
Yes, the R5F5671EHGFM#30 is rated for –40°C to +105°C operation (G-version), meeting industrial-grade thermal requirements. Its on-chip temperature sensor (±1°C relative precision) feeds into the Unit 1 A/D converter, enabling real-time thermal derating and fan control - a key capability for R5F5671EHGFM#30 deployments in unventilated enclosures or outdoor metering equipment.
R5F5671EHGFM#30 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 64-LQFP
- Series:
- RX671
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- RXv3
- Core Size:
- 32-Bit Single-Core
- Speed:
- 120MHz
- Connectivity:
- I2C, LINbus, QSPI, SCI, SPI, USB
- Peripherals:
- Capacitive Touch, DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 44
- Program Memory Size:
- 2MB (2M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 384K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 10x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F5671EHGFM#30 FAQ
1.How can I place an order for R5F5671EHGFM#30 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F5671EHGFM#30 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F5671EHGFM#30 reliable?
The price and inventory of R5F5671EHGFM#30 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F5671EHGFM#30 is usually 5 days.
3.What payment methods are accepted for R5F5671EHGFM#30?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F5671EHGFM#30 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F5671EHGFM#30?
R5F5671EHGFM#30 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F5671EHGFM#30 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F5671EHGFM#30?
For technical support, including R5F5671EHGFM#30 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F5671EHGFM#30 requirements.
6.How does Aetrix verify that R5F5671EHGFM#30 is sourced from the original manufacturer or authorized distributors?
All R5F5671EHGFM#30 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F5671EHGFM#30 meets industry standards.
7.What is the process for return or replacement of R5F5671EHGFM#30?
All R5F5671EHGFM#30 units undergo pre-shipment inspection (PSI). If there is an issue with R5F5671EHGFM#30, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F5671EHGFM#30 part is unused and in its original packaging.
Return procedure for R5F5671EHGFM#30:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F5671EHGFM#30 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

