Renesas R5F5671EHGLK#20
- Part No.:
- R5F5671EHGLK#20
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 145-TFLGA
- Datasheet:
-
R5F5671EHGLK#20.pdf
- Description:
- MCU:RX
- Quantity:
- Payment:

- Shipping:

Inventory:175
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F5671EHGLK#20 from Renesas is a 32-bit RXv3 microcontroller operating at up to 120 MHz, featuring double-precision IEEE-754 FPU, 2 MB on-chip code flash with dual-bank support, 384 KB SRAM, and integrated CAN, USB 2.0 FS, SD host interface, QSPIX, and capacitive touch sensing - deployed in industrial HMI and smart metering systems requiring real-time control and secure firmware updates.
For engineers reviewing the R5F5671EHGLK#20 datasheet, R5F5671EHGLK#20 pinout, R5F5671EHGLK#20 application, or R5F5671EHGLK#20 equivalent, key selection criteria include its 145-pin TFLGA (0.65-mm pitch) package, IEC60730-compliant safety features (TSIP, CRC, IWDTa, self-diagnostic A/D), and support for background programming/erasing of 8 KB data flash with 100,000-cycle endurance.
Technical Context
The R5F5671EHGLK#20 implements the RXv3 CPU core with collective register bank save, memory protection unit (MPU), and JTAG/FINE debugging. Its clock system integrates PLL, sub-clock oscillator (32.768 kHz), and dedicated 120-kHz IWDTa oscillator - enabling precise timing isolation for safety-critical watchdog operation.
Peripheral architecture includes EXDMACa (2-channel extended DMA), DTCb (1-channel data transfer controller), and ELC (event link controller) for hardware-triggered timer-to-A/D or GPIO-to-peripheral interlinking - eliminating CPU intervention in time-sensitive signal chains such as motor control PWM generation and synchronized ADC sampling.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv3 32-bit, 120 MHz max - delivers 707 CoreMark; supports little/big-endian data and double-precision FPU per IEEE-754. |
| Memory | 2 MB code flash (dual-bank, BGO supported), 8 KB data flash (100k write cycles), 384 KB SRAM (no-wait @120 MHz), 4 KB standby RAM. |
| Timers & PWM | MTU3a (9-channel), TPUa (6-channel), CMTW (2×32-bit), IWDTa (14-bit, dedicated low-speed oscillator) - enables 3-phase inverter control with dead-time compensation. |
| Analog | Two 12-bit S12AD units (8+12 channels), 0.48 µs conversion time, self-diagnostic voltage generation, analog input disconnection detection. |
| Connectivity | CAN (2 channels, 32 mailboxes), USB 2.0 FS (host/function/OTG), SDHI (25 MB/s), QSPIX (fetch from serial flash), RIICHS (3.4 Mbps). |
| Security & Safety | Trusted Secure IP (TSIP) with AES128/192/256, RSA, ECC, TRNG, SHA256; MPU (8 regions), IEC60730 compliance features including oscillation-stop detection. |
| Package & Temp | TFLGA-145 (9 × 9 mm, 0.65-mm pitch), G-version - rated for –40°C to +105°C industrial operation. |
Pinout & Package
Package: TFLGA-145 (PTLG0145JC-A), 9 × 9 mm, 0.65-mm pitch, 145-terminal land grid array with exposed thermal pad. Pin count and I/O configuration align with RX671 Group specification for 145-pin variants: 111 general-purpose I/O pins, 20 5-V tolerant inputs, 111 pull-up/resistive termination support, and 111 open-drain outputs.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / AVCC0 / AVCC1 | Core & analog power supply | 2.7–3.6 V single-supply operation; separate analog domains enable noise-isolated ADC reference. |
| VBATT | Backup power input | Enables RTC, backup registers, and sub-clock oscillator retention during main power loss. |
| XTAL / EXTAL | Main crystal oscillator terminals | Supports 8–24 MHz external resonator; paired with internal PLL for stable 120 MHz ICLK generation. |
| RES# | Active-low reset input | Hardware reset assertion; complements POR, LVD, and software-initiated reset sources. |
| USB_DP / USB_DM | USB 2.0 full-speed differential pair | Integrated transceiver eliminates external PHY; supports host/function/OTG without external pull-ups. |
| SDIO0_* (CMD, CLK, D0–D3) | SD host interface signals | Direct connection to SD/SDIO cards; supports 4-bit bus mode and high-speed (25 MB/s) transfers. |
| QSPIX_IO0–IO3 | Quad-SPI memory interface | Enables XIP (execute-in-place) from external serial flash; supports extended/dual/quad SPI protocols. |
| CTSU_Sx (S0–S16) | Capacitive touch sensing inputs | Self-capacitance mode: 17 keys; mutual capacitance: matrix up to 64 keys - no external components required. |
Key Features
| Feature | Design Value |
|---|---|
| Dual-bank flash architecture | Enables seamless firmware updates: one bank executes while the other is reprogrammed via background operation (BGO), avoiding runtime interruption. |
| Trusted Secure IP (TSIP) | Hardware-accelerated crypto engine supporting AES-256, RSA-2048, ECC, SHA256, and true random number generation - meets IEC60730 Class B security requirements. |
| Event Link Controller (ELC) | 99 internal event signals routed without CPU involvement - e.g., MTU PWM edge triggers ADC conversion, reducing jitter and latency in closed-loop control. |
| IEC60730-compliant diagnostics | Includes oscillator stoppage detection, CRC calculation unit (CRCA), IWDTa windowing, A/D self-test, and register write protection - simplifies functional safety certification. |
| Capacitive touch sensing unit (CTSUa) | Single-pin self-capacitance (17 keys) or mutual-capacitance matrix (64 keys); built-in noise rejection and auto-tuning - eliminates external RC networks and calibration overhead. |
Applications
| Industrial HMI Panel | Smart Electricity Meter |
|---|---|
|
Use Scenario: Touch-enabled front-panel display with real-time energy monitoring, tariff switching, and tamper detection. IC Role / Device Role / Timing Role: Main application MCU managing capacitive touch UI, SDHI-based data logging, RTC calendar/timekeeping, and secure firmware updates via TSIP-encrypted OTA. Use Value: Integrated CTSU eliminates external touch controller; dual-bank flash enables field-upgradable meter firmware without service interruption. |
Use Scenario: Revenue-grade meter with anti-tampering, load profiling, and communication via CAN or RS-485 (via SCI). IC Role / Device Role / Timing Role: System controller executing IEC60730 safety routines, performing temperature-compensated ADC measurements, and managing secure key storage for metrology data signing. Use Value: On-chip TSIP and MPU enforce cryptographic integrity; self-diagnostic A/D and IWDTa windowing satisfy Class B functional safety requirements. |
| Home Energy Gateway | Motor Drive Control Unit |
|
Use Scenario: Aggregating solar inverter, battery storage, and household load data; communicating via USB, SD card, and CAN to upstream systems. IC Role / Device Role / Timing Role: Central connectivity hub handling USB device/host, SDHI data export, CAN bus telemetry, and QSPIX-booted application firmware. Use Value: Single-chip integration of USB, SD, CAN, and crypto reduces BOM cost and PCB area versus multi-chip solutions. |
Use Scenario: Sensorless BLDC motor control with real-time current sensing, PWM generation, and thermal monitoring. IC Role / Device Role / Timing Role: Real-time executor of FOC algorithms using RXv3 FPU, generating synchronized 3-phase PWM via MTU3a with dead-time insertion and ADC trigger alignment. Use Value: Hardware ELC links MTU edges to S12AD start - achieving <100 ns deterministic sampling jitter critical for current reconstruction accuracy. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 32-bit industrial MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F5671EHGLK#30 | Same RX671 Group silicon; differs only in temperature grade (–40°C to +85°C vs. +105°C) and minor traceability markings. | Suitable for commercial/industrial ambient environments where extended temperature range is not required. | Select #30 for cost-sensitive designs operating below 85°C ambient; identical pinout, firmware, and peripheral compatibility. |
| R5F566TEHDFP#30 | RX66T Group part: 160 MHz CPU, optimized for motor control (more MTU channels, encoder interfaces), no TSIP or CTSU, 1 MB flash. | Better suited for high-performance motor drives but lacks security and touch features needed for HMI/metering. | Choose only when prioritizing raw motor control throughput over firmware security and human interface capability. |
Compared with R5F5671EHGLK#20, the #30 variant offers identical functionality at lower temperature rating and cost, while the RX66T alternative trades security and touch integration for higher PWM channel count and CPU speed - making it unsuitable as a drop-in replacement in safety- or UI-critical applications.
Availability
R5F5671EHGLK#20 is available at Aetrix Electronics and suitable for industrial HMI, smart metering, home energy gateways, and motor drive control applications requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for R5F5671EHGLK#20 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader headquartered in Tokyo, Japan, specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RX671 Group - including R5F5671EHGLK#20 - is designed for industrial automation and smart infrastructure applications demanding real-time performance, functional safety compliance (IEC60730), and hardware security (TSIP) in compact packages.
FAQ
What is the maximum operating frequency and CoreMark score of the R5F5671EHGLK#20?
The R5F5671EHGLK#20 operates at a maximum frequency of 120 MHz and achieves 707 CoreMark points under benchmark conditions. This performance stems from the RXv3 CPU core's efficient instruction pipeline, double-precision FPU, and zero-wait-state access to 384 KB SRAM - enabling deterministic execution in real-time industrial control loops where R5F5671EHGLK#20 serves as the primary application processor.
Does the R5F5671EHGLK#20 support secure firmware updates and cryptographic operations?
Yes, the R5F5671EHGLK#20 integrates Trusted Secure IP (TSIP) supporting AES-128/192/256, RSA, ECC, SHA256, and a true random number generator. It enables secure boot, encrypted OTA updates, and runtime key protection - all verified against IEC60730 Class B requirements. These capabilities are intrinsic to R5F5671EHGLK#20's silicon and require no external security IC.
What package type and pin count does the R5F5671EHGLK#20 use?
The R5F5671EHGLK#20 uses a 145-pin TFLGA package (PTLG0145JC-A), measuring 9 × 9 mm with 0.65-mm pitch and an exposed thermal pad. It provides 111 general-purpose I/O pins, 20 of which are 5-V tolerant, and supports full peripheral mapping per the RX671 Group specification for this pin count - confirming R5F5671EHGLK#20's suitability for space-constrained industrial modules.
Can the R5F5671EHGLK#20 perform simultaneous analog measurements and motor control?
Yes, the R5F5671EHGLK#20 supports concurrent high-speed analog acquisition and real-time motor control. Its two 12-bit S12AD units (8+12 channels) achieve 0.48 µs conversion time, and the Event Link Controller (ELC) synchronizes MTU3a PWM edges to ADC triggers - ensuring sub-100 ns timing precision. This capability is validated in R5F5671EHGLK#20 reference designs for sensorless BLDC drives.
Is the R5F5671EHGLK#20 qualified for industrial temperature range operation?
Yes, the R5F5671EHGLK#20 is rated for –40°C to +105°C (G-version), meeting industrial-grade thermal specifications. This rating is confirmed in the official Renesas datasheet R01DS0373EJ0120 Rev.1.20 and applies across all operating modes, including deep software standby with VBATT-powered RTC retention - a key requirement for R5F5671EHGLK#20 deployments in outdoor or uncontrolled-environment equipment.
R5F5671EHGLK#20 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 145-TFLGA
- Series:
- RX671
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RXv3
- Core Size:
- 32-Bit Single-Core
- Speed:
- 120MHz
- Connectivity:
- CANbus, I2C, LINbus, QSPI, SCI, SPI, USB
- Peripherals:
- Capacitive Touch, DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 113
- Program Memory Size:
- 2MB (2M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 8K x 8
- RAM Size:
- 384K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 20x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F5671EHGLK#20 FAQ
1.How can I place an order for R5F5671EHGLK#20 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F5671EHGLK#20 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F5671EHGLK#20 reliable?
The price and inventory of R5F5671EHGLK#20 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F5671EHGLK#20 is usually 5 days.
3.What payment methods are accepted for R5F5671EHGLK#20?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F5671EHGLK#20 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F5671EHGLK#20?
R5F5671EHGLK#20 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F5671EHGLK#20 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F5671EHGLK#20?
For technical support, including R5F5671EHGLK#20 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F5671EHGLK#20 requirements.
6.How does Aetrix verify that R5F5671EHGLK#20 is sourced from the original manufacturer or authorized distributors?
All R5F5671EHGLK#20 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F5671EHGLK#20 meets industry standards.
7.What is the process for return or replacement of R5F5671EHGLK#20?
All R5F5671EHGLK#20 units undergo pre-shipment inspection (PSI). If there is an issue with R5F5671EHGLK#20, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F5671EHGLK#20 part is unused and in its original packaging.
Return procedure for R5F5671EHGLK#20:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F5671EHGLK#20 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

