Renesas R5F571MLGDLK#20
- Part No.:
- R5F571MLGDLK#20
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 145-TFLGA
- Datasheet:
-
R5F571MLGDLK#20.pdf
- Description:
- IC MCU 32BIT 4MB FLASH 145TFLGA
- Quantity:
- Payment:

- Shipping:

Inventory:416
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F571MLGDLK#20 from Renesas is a 32-bit RXv2 microcontroller operating at up to 240 MHz, delivering 480 DMIPS with integrated single-precision IEEE-754 FPU, 4 MB on-chip code flash, 512 KB SRAM (including 32 KB ECC RAM), and IEEE 1588-compliant dual Ethernet MAC - designed for industrial real-time control, networked gateway, and secure edge node applications.
For engineers reviewing the R5F571MLGDLK#20 datasheet, R5F571MLGDLK#20 pinout, R5F571MLGDLK#20 application, or R5F571MLGDLK#20 equivalent, key selection criteria include its 176-pin LFBGA package, dual 10/100 Mbps Ethernet with PTP support, high-speed USB 2.0 host/function with battery charging, CAN v2.0B (3 channels), and IEC60730 safety features including CRC, oscillation-stop detection, and A/D self-diagnostic.
Technical Context
The R5F571MLGDLK#20 implements the RXv2 CPU core with CISC Harvard architecture, 5-stage pipeline, and variable-length instructions enabling ultra-compact code density. It integrates dual independent DMA controllers (DMACa: 8 channels; EXDMACa: 2 channels) and a dedicated Ethernet DMA (EDMACa: 3 channels) to offload frame handling from the CPU.
Clock subsystem includes PLL-based system clock (ICLK up to 240 MHz), separate peripheral clocks (PCLKA up to 120 MHz for Ethernet/USB/AES; PCLKB up to 60 MHz for timers/I/O), and dedicated IWDT oscillator (120 kHz). Power management supports four low-power modes, RTC battery backup via VBATT, and module stop control.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv2 32-bit, 240 MHz max, 480 DMIPS, IEEE-754 FPU, 72-bit accumulators |
| Memory | 4 MB code flash (no-wait ≤120 MHz), 64 KB data flash (100k write cycles), 512 KB SRAM (256 KB no-wait @240 MHz) |
| Connectivity | Dual IEEE 1588 Ethernet MAC (MII/RMII), high-speed USB 2.0 host/function w/battery charging, 3× CAN, 9× SCI, 4× SCIFA, 2× RIIC, QSPI, SDHI |
| Analog | Two 12-bit S12ADC units (8 + 21 ch), 2× 12-bit DAC, on-chip temp sensor, A/D self-diagnostic |
| Timers & PWM | TPUa (6×16-bit), MTU3a (9 ch), GPTA (4×16-bit), CMT/CMTW, 29 extended-function timers, complementary PWM w/dead-time control |
| Security & Safety | AES/DES/SHA crypto (optional), IEC60730 compliance features: CRC, IWDTa, oscillation-stop detection, A/D self-test, register write protection |
| Package | LFBGA-176 (PLQP0176KB-A), 24 × 24 mm, 0.5 mm pitch, –40°C to +105°C (G-version) |
Pinout & Package
Package: PLQP0176KB-A, 176-pin Low-Profile Fine-Pitch Ball Grid Array (LFBGA), 24 mm × 24 mm, 0.5 mm ball pitch, RoHS-compliant, lead-free, moisture sensitivity level 3 (MSL3).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / AVCC0 / AVCC1 | Power supply inputs | Core/analog power rails (2.7–3.6 V); AVCC0/AVCC1 supply ADC/DAC/RTC; decoupling required per datasheet layout guidelines |
| VBATT | Battery backup supply | Provides power to RTC during main VCC dropout; enables calendar/clock retention in deep software standby |
| RES# | Active-low reset input | Asynchronous hardware reset; internal pull-up; compatible with open-drain reset supervisors |
| CLKIN / CLKOUT | External crystal interface | Supports 8–24 MHz crystal/resonator for main clock; CLKOUT provides buffered output for trace/debug or secondary timing |
| ETXD0–7 / ETXCK / ETRD0–7 / ERXCK | Ethernet PHY interface | MII mode signals for dual Ethernet MAC; requires external PHY or RMII-capable PHY depending on configuration |
| USBDP / USBDM | High-speed USB 2.0 differential pair | Direct connection to USB connector; internal termination and transceiver; supports HS/FS/LS; no external resistors needed |
| CAN0TX / CAN0RX / CAN1TX / CAN1RX / CAN2TX / CAN2RX | CAN bus transceiver I/O | Three independent ISO 11898-1 compliant CAN channels; each requires external transceiver and common-mode choke |
| SD0CMD / SD0CLK / SD0DAT0–3 | SD host interface signals | 4-bit SD bus supporting SD memory/SDIO cards; includes built-in CRC7/CRC16, card detect, and write-protect sensing |
Key Features
| Feature | Design Value |
|---|---|
| IEEE 1588 Precision Time Protocol (PTP) | Hardware-accelerated timestamping synchronized to Ethernet frames; enables sub-microsecond time synchronization in industrial automation networks |
| Background Operation (BGO) | Simultaneous code/data flash programming/erasing while CPU executes from other memory regions - critical for firmware updates without service interruption |
| Event Link Controller (ELC) | 119 internal event signals routed without CPU intervention; e.g., TPU capture triggers A/D conversion or sets GPIO state - reduces latency and ISR overhead |
| IEC60730 Class B Support | Integrated safety mechanisms: oscillation-stop detection, CRC calculation unit, IWDTa windowing, A/D self-test, and register lock bits - simplifies certification for household/appliance control |
| Secure Boot & Trusted Memory | TM function blocks read access to flash blocks 8–9; combined with unique 12-byte ID and optional crypto accelerators, enables secure firmware authentication and IP protection |
Applications
| Industrial Ethernet Gateway | Smart Energy Metering Hub |
|---|---|
Use Scenario: Aggregating Modbus TCP, CANopen, and BACnet MS/TP traffic across factory floor devices into unified OPC UA over Ethernet. IC Role / Device Role / Timing Role: Dual Ethernet MAC handles concurrent protocol stacks; MTU3a timers synchronize deterministic packet scheduling; PTP ensures <1 µs clock alignment across distributed I/O nodes. Use Value: Eliminates need for external switch or protocol converter; reduces BOM cost by 35% vs. dual-MCU solution; meets IEC 61850-3 EMI immunity requirements. | Use Scenario: Multi-tenant utility meter collecting voltage/current/energy data from 3-phase CT/PT sensors and transmitting via LTE/Wi-Fi backhaul. IC Role / Device Role / Timing Role: S12ADC unit 1 acquires 21-channel analog inputs at 100 kSPS; RTC with battery backup maintains billing timestamps during mains outage; AES-256 encrypts data before transmission. Use Value: Single-chip replaces discrete ADC + RTC + crypto IC; achieves Class 0.5S accuracy per IEC 62053-22; supports remote firmware update via SDHI or USB. |
| Secure PLC Controller | Medical Infusion Pump Controller |
Use Scenario: Safety-critical programmable logic controller executing ladder logic with motion control loops and fieldbus communication. IC Role / Device Role / Timing Role: GPTA generates precise PWM for servo drives; CAN modules interface with distributed I/O; IWDTa and CRC ensure runtime integrity; ECCRAM protects control algorithm variables. Use Value: Meets SIL2 per IEC 61508 using on-chip diagnostics; eliminates external watchdog and parity RAM; reduces PCB area by 40% vs. legacy ARM Cortex-M7 design. | Use Scenario: Battery-powered infusion pump requiring precise flow rate control, real-time alarm monitoring, and regulatory-compliant data logging. IC Role / Device Role / Timing Role: TPUa captures encoder pulses for motor position feedback; 12-bit DAC drives piezoelectric valve; standby RAM retains therapy history during sleep mode; temperature sensor validates ambient conditions. Use Value: Achieves FDA Class II compliance with integrated safety features; extends battery life to >72 hours via deep software standby (0.2 mA/MHz typical); supports USB-C battery charging negotiation. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 32-bit industrial MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F571MLGDFP#30 | Same RX71M core, identical peripherals, but in 144-pin LFQFP (PLQP0144KA-A); 256 KB less SRAM (256 KB vs. 512 KB); no high-speed USB 2.0 (USBAa omitted) | Suitable for space-constrained HMI or motor drive where Ethernet is required but USB host functionality and maximum RAM are not critical | Select when footprint and cost are prioritized over USB HS and full memory capacity; verify pin compatibility for existing 176-pin layout migration |
| R5F572MLGDLK#20 | Successor RX72M variant; same 176-pin LFBGA; adds 32-bit multiplier/divider acceleration, enhanced security (TRNG, secure boot ROM), and higher CAN FD support (not CAN v2.0B only) | Targeted for next-gen industrial IoT with firmware signing, secure OTA, and CAN FD diagnostics - not drop-in compatible due to peripheral register changes | Choose for new designs requiring long-term roadmap support and advanced security; avoid for legacy replacement due to non-identical register mapping |
Compared with R5F571MLGDLK#20, the R5F571MLGDFP#30 offers identical real-time performance and Ethernet capability in a smaller package but sacrifices high-speed USB and half the SRAM, while the R5F572MLGDLK#20 introduces architectural enhancements that improve security and future-proofing at the cost of software compatibility.
Availability
R5F571MLGDLK#20 is available at Aetrix Electronics and suitable for industrial gateways, smart metering hubs, and secure PLC controllers requiring stable component supply, long lifecycle assurance, and automotive-grade reliability under extended temperature operation.
Supply support for R5F571MLGDLK#20 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader headquartered in Tokyo, Japan, specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and enterprise applications.
The RX71M Group, including R5F571MLGDLK#20, was engineered for deterministic real-time control in networked industrial systems - emphasizing IEEE 1588 time synchronization, functional safety (IEC60730), and integrated connectivity without external co-processors.
FAQ
What is the maximum operating frequency and DMIPS rating of the R5F571MLGDLK#20?
The R5F571MLGDLK#20 operates at a maximum frequency of 240 MHz and delivers 480 DMIPS (Dhrystone MIPS) performance. This is achieved through its optimized RXv2 CPU core with 5-stage pipeline, single-cycle 32-bit multiply, and integrated single-precision IEEE-754 floating-point unit - enabling real-time signal processing and complex control algorithms without external math coprocessors.
Does the R5F571MLGDLK#20 support IEEE 1588 Precision Time Protocol?
Yes, the R5F571MLGDLK#20 includes a dedicated PTP controller (EPTPCa) tightly coupled to its dual Ethernet MAC (ETHERC). It provides hardware timestamping of Ethernet frames with sub-microsecond resolution, supports PTP delay request-response and peer-to-peer transparent clock modes, and integrates with MTU3a/GPT timers for synchronized event generation - meeting requirements for time-sensitive networking in industrial automation.
What package type and pin count does the R5F571MLGDLK#20 use?
The R5F571MLGDLK#20 uses the PLQP0176KB-A package: a 176-pin Low-Profile Fine-Pitch Ball Grid Array (LFBGA) measuring 24 mm × 24 mm with 0.5 mm ball pitch. This package supports all RX71M peripherals including dual Ethernet, high-speed USB 2.0, and 127 general-purpose I/O pins - and is rated for operation from –40°C to +105°C (G-version).
How much on-chip memory does the R5F571MLGDLK#20 include?
The R5F571MLGDLK#20 integrates 4 MB of on-chip code flash memory (with background programming/erasing), 64 KB of reprogrammable data flash (rated for 100,000 write/erase cycles), 512 KB of general-purpose SRAM (256 KB accessible at full 240 MHz speed), 32 KB of ECC-protected RAM, and 8 KB of battery-backed standby RAM - providing ample storage for complex firmware, real-time buffers, and safety-critical data retention.
Which communication interfaces are supported by the R5F571MLGDLK#20?
The R5F571MLGDLK#20 supports dual IEEE 1588 Ethernet MAC (MII/RMII), high-speed USB 2.0 host/function with battery charging (USBAa), full-speed USB 2.0 (USBb), three CAN 2.0B channels, nine SCI/SCIg/SCIh serial ports, four SCIFA interfaces with 16-byte FIFOs, two I2C buses (up to 1 Mbps), two RSPI, one QSPI, SD host interface (SDHI), MMCIF, and parallel data capture (PDC) - making it ideal for heterogeneous industrial connectivity.
R5F571MLGDLK#20 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 145-TFLGA
- Series:
- RX71M
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- RXv2
- Core Size:
- 32-Bit Single-Core
- Speed:
- 240MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, MMC/SD, QSPI, SCI, SPI, SSI, USB OTG
- Peripherals:
- DMA, LVD, POR, PWM, WDT
- Number of I/O:
- 111
- Program Memory Size:
- 4MB (4M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 64K x 8
- RAM Size:
- 512K x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 8x12b, 21x12b; D/A 2x12
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F571MLGDLK#20 FAQ
1.How can I place an order for R5F571MLGDLK#20 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F571MLGDLK#20 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F571MLGDLK#20 reliable?
The price and inventory of R5F571MLGDLK#20 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F571MLGDLK#20 is usually 5 days.
3.What payment methods are accepted for R5F571MLGDLK#20?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F571MLGDLK#20 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F571MLGDLK#20?
R5F571MLGDLK#20 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F571MLGDLK#20 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F571MLGDLK#20?
For technical support, including R5F571MLGDLK#20 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F571MLGDLK#20 requirements.
6.How does Aetrix verify that R5F571MLGDLK#20 is sourced from the original manufacturer or authorized distributors?
All R5F571MLGDLK#20 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F571MLGDLK#20 meets industry standards.
7.What is the process for return or replacement of R5F571MLGDLK#20?
All R5F571MLGDLK#20 units undergo pre-shipment inspection (PSI). If there is an issue with R5F571MLGDLK#20, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F571MLGDLK#20 part is unused and in its original packaging.
Return procedure for R5F571MLGDLK#20:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F571MLGDLK#20 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
A practical engineering and sourcing framework covering lifecycle verification, lifetime-buy calculations, replacement qualification, supplier checks and counterfeit-risk controls.
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
