Renesas R5F572MDHGFB#30
- Part No.:
- R5F572MDHGFB#30
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 144-LQFP
- Datasheet:
-
R5F572MDHGFB#30.pdf
- Description:
- IC MCU 32BIT 2MB FLASH 144LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:120
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F572MDHGFB#30 from Renesas is a 32-bit RXv3 microcontroller operating at up to 240 MHz, featuring double-precision IEEE-754 FPU, 4 MB on-chip code flash, 1 MB SRAM (including 32 KB ECC RAM), EtherCAT slave controller, IEEE 1588-compliant Ethernet MAC, and integrated CAN, USB FS, SDHI, and QSPI interfaces - deployed in industrial motion control, PLCs, and real-time automation systems.
For engineers reviewing the R5F572MDHGFB#30 datasheet, R5F572MDHGFB#30 pinout, R5F572MDHGFB#30 application, or R5F572MDHGFB#30 equivalent, key selection criteria include EtherCAT slave timing compliance, dual-bank flash for safe firmware updates, 1396 CoreMark performance at 240 MHz, and support for IEC 60730 Class B functional safety diagnostics including CRC, IWDT, and A/D self-test.
Technical Context
The R5F572MDHGFB#30 implements the RXv3 CPU core with 16 general-purpose 32-bit registers, double-precision FPU (16 × 64-bit data registers), collective register bank save (16 banks), and MPU-based memory protection. It supports little-endian instruction/data layout and executes 113 instructions including DSP and floating-point ops.
Its clock architecture includes dual PLLs, selectable HOCO (16/18/20 MHz), LOCO (240 kHz), and IWDT-dedicated oscillator; system clock (ICLK) runs up to 240 MHz while peripheral clocks (PCLKA/PCLKB) operate at up to 120 MHz and 60 MHz respectively - enabling independent timing domains for real-time Ethernet, motor control timers, and safety monitors.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv3 32-bit, 240 MHz max, 1396 CoreMark, double-precision IEEE-754 FPU |
| Memory | 4 MB code flash (dual-bank), 1 MB SRAM (512 KB no-wait ≤120 MHz), 32 KB ECC RAM, 8 KB standby RAM |
| Real-time Interfaces | EtherCAT slave controller (2-port), IEEE 1588 Ethernet MAC (2 ch), CAN v2.0B (3 ch, 32 mailboxes/ch) |
| Analog Peripherals | Two 12-bit ADCs (8 + 21 ch), 2×12-bit DAC, on-chip temperature sensor, Delta-Sigma Modulator Interface (6 ch) |
| Timers & PWM | GPTW (4×32-bit), MTU3a (9 ch), TPUa (6 ch), CMT/CMTW, PPG - supporting complementary PWM, dead-time insertion, and A/D trigger synchronization |
| Security & Safety | TSIP optional AES-128/192/256, IEC 60730 support: oscillation-stop detection, CRC-A, IWDT, A/D self-diagnostic, register write protection |
| Package & Temp | LFBGA-176 (PLQP0176KB-C, 24×24 mm, 0.5 mm pitch), –40°C to +105°C (G-version) |
Pinout & Package
LFBGA-176 package (PLQP0176KB-C, 24 mm × 24 mm, 0.5 mm pitch) with 136 general-purpose I/O pins, 19 of which are 5-V tolerant, all supporting pull-up, open-drain, and programmable drive strength.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / AVCC0 / AVCC1 | Core & analog power supply | 2.7–3.6 V operation; separate analog domains enable noise-isolated ADC/DAC performance |
| VBATT | Battery backup supply | Enables RTC operation during main power loss; supports deep software standby mode |
| XTAL / EXTAL | Main crystal oscillator input/output | Supports 8–24 MHz external resonator for precise system clock generation and IEEE 1588 timestamp accuracy |
| ETH_MDC / ETH_MDIO | PHY management interface | Direct MII/RMII PHY control via PMGI module; offloads CPU during link negotiation and status polling |
| ESC_CLK / ESC_DATA | EtherCAT slave controller interface | Dedicated 25 MHz clock and bidirectional data bus for Beckhoff ESC IP core; enables <1 µs cycle time jitter |
| SD0_CMD / SD0_CLK / SD0_DAT | SD host interface signals | 4-bit SD bus supporting high-speed mode (25 MB/s); integrated CRC7/CRC16 and DMA for reliable firmware/image loading |
Key Features
| Feature | Design Value |
|---|---|
| Dual-bank flash architecture | Enables background programming and seamless bank swap for zero-downtime firmware updates in field-deployed controllers |
| EtherCAT slave controller (ESC) | Integrated Beckhoff IP core with dedicated 25 MHz clock domain ensures deterministic <1 µs jitter for motion synchronization |
| IEEE 1588 PTP hardware accelerator (EPTPC) | Hardware timestamping of Ethernet frames with sub-100 ns resolution; supports master/slave clock recovery and sync message matching |
| IEC 60730 Class B safety suite | Includes hardware CRC-A engine, independent watchdog (IWDT), oscillator stop detection, and A/D converter self-test - certified for functional safety without external co-processor |
| Delta-Sigma Modulator Interface (DSMIF) | Direct connection to six external ΔΣ modulators with configurable sinc filters (1st/2nd/3rd order) - eliminates need for external decimation logic in precision current sensing |
Applications
| Industrial PLC Controller | Motion Control Drive |
|---|---|
|
Use Scenario: High-density modular PLC with EtherCAT I/O expansion and local logic execution. IC Role / Device Role / Timing Role: Central controller executing ladder logic, managing EtherCAT distributed clocks, and synchronizing I/O scan cycles with <100 µs jitter. Use Value: Dual-bank flash enables hot firmware patching; 136 GPIOs support mixed digital/analog I/O; TSIP AES secures firmware updates over EtherCAT. |
Use Scenario: Servo drive with real-time current loop control, position feedback, and field-oriented control (FOC). IC Role / Device Role / Timing Role: Real-time motor controller running FOC at 20 kHz using GPTW PWM with hardware dead-time insertion and synchronized ADC sampling. Use Value: 240 MHz RXv3 core delivers >1000 DMIPS for FOC math; DSMIF interfaces directly to ΣΔ current sensors; MTU3a generates precise encoder capture and PWM triggers. |
| Smart Energy Gateway | Factory Automation HMI |
|
Use Scenario: Edge gateway aggregating energy metering data via CAN/Modbus and forwarding to cloud via Ethernet/USB. IC Role / Device Role / Timing Role: Protocol bridge with concurrent CAN (3 ch), Ethernet (2 ch), and USB FS host/function - handling time-stamped meter reads and secure OTA updates. Use Value: IEEE 1588 PTP enables synchronized timestamping across meters; SDHI loads encrypted firmware images; TSIP AES protects keys and update payloads. |
Use Scenario: Touch-enabled HMI panel with graphics rendering, local alarm logging, and EtherCAT-linked machine monitoring. IC Role / Device Role / Timing Role: Display controller with GLCDC + DRW2D engine driving 800×480 LCD, while concurrently managing EtherCAT status and SD card event logs. Use Value: 1 MB SRAM buffers frame buffers and logs; graphic-LCD controller offloads CPU; 182-pin I/O supports resistive/capacitive touch and GPIO expansion. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-performance industrial MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F572MDHGB#30 | Same RX72M core, identical peripherals, but LFBGA-144 (111 GPIO) and 2 MB flash instead of 4 MB | Suitable for cost-sensitive PLC I/O modules where full 4 MB flash and 136 GPIO are unnecessary | Select when reduced pin count and flash capacity meet functional requirements and PCB area is constrained |
| R5F566TEADFP#30 | RX66T group; 160 MHz max, no EtherCAT slave, no IEEE 1588, 2 MB flash, 384 KB SRAM, LQFP-144 | Targeted at single-axis servo drives without multi-axis EtherCAT synchronization needs | Choose for simpler motion control where deterministic EtherCAT timing and PTP are not required |
Compared with R5F572MDHGFB#30, the R5F572MDHGB#30 reduces footprint and cost while retaining EtherCAT and safety features, whereas the R5F566TEADFP#30 trades real-time industrial networking capability for lower power and simpler thermal design - making it suitable only for non-synchronized, standalone motor control.
Availability
R5F572MDHGFB#30 is available at Aetrix Electronics and suitable for industrial PLCs, motion control drives, smart energy gateways, and factory HMIs requiring stable component supply across extended product lifecycles.
Supply support for R5F572MDHGFB#30 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RX72M Group - including R5F572MDHGFB#30 - was designed specifically for real-time industrial automation, integrating EtherCAT slave, IEEE 1588 PTP, and IEC 60730 safety features into a single high-performance MCU.
FAQ
What is the maximum operating frequency and CoreMark score of the R5F572MDHGFB#30?
The R5F572MDHGFB#30 operates at a maximum frequency of 240 MHz and achieves 1396 CoreMark points under benchmark conditions. This performance stems from the RXv3 CPU core's efficient pipeline, double-precision FPU, and zero-wait-state access to on-chip SRAM and flash cache - enabling deterministic execution in real-time industrial control loops. The R5F572MDHGFB#30 sustains this speed across its full temperature range (–40°C to +105°C).
Does the R5F572MDHGFB#30 support EtherCAT slave functionality, and what hardware enables it?
Yes, the R5F572MDHGFB#30 integrates a certified Beckhoff EtherCAT Slave Controller (ESC) IP core with dedicated ESC_CLK and ESC_DATA pins. It supports two physical ports, distributed clock synchronization, and <1 µs jitter - enabled by on-die ESC logic, 25 MHz dedicated clock domain, and hardware timestamping. No external ASIC or FPGA is needed, reducing BOM cost and board space for R5F572MDHGFB#30-based drives and I/O terminals.
What safety certifications and built-in functions does the R5F572MDHGFB#30 provide for IEC 60730 compliance?
The R5F572MDHGFB#30 includes hardware-assisted IEC 60730 Class B features: oscillation-stop detection, CRC-A engine, independent watchdog timer (IWDT) with window function, A/D converter self-diagnostic, and register write protection. These are implemented in silicon - not software libraries - and validated per Renesas' Functional Safety Manual (R01UM0147EJ0200). The R5F572MDHGFB#30 requires no external safety monitor for basic Class B compliance in motor control or PLC applications.
How does the R5F572MDHGFB#30 handle flash updates without interrupting real-time operation?
The R5F572MDHGFB#30 uses a dual-bank flash architecture allowing background programming (BGO) - one bank executes code while the other is erased/programmed. Bank swapping occurs atomically via the FRMCR register, enabling zero-downtime firmware updates. This is critical for R5F572MDHGFB#30 deployments in unattended industrial equipment where rebooting is unacceptable, and is supported natively by Renesas' FDL library and e2 studio debug tools.
What peripheral interfaces does the R5F572MDHGFB#30 offer for connecting to precision current sensors?
The R5F572MDHGFB#30 provides a dedicated Delta-Sigma Modulator Interface (DSMIF) supporting up to six external ΣΔ modulators (e.g., AD7403, AMC1305) with configurable sinc1/sinc2/sinc3 filters and hardware decimation. Combined with its two 12-bit ADC units and MTU3a-triggered sampling, the R5F572MDHGFB#30 eliminates external digital filters and FPGA logic - simplifying high-fidelity current sensing in servo drives and inverters.
R5F572MDHGFB#30 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 144-LQFP
- Series:
- RX
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RXv3
- Core Size:
- 32-Bit
- Speed:
- 240MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, MMC/SD, QSPI, SCI, SPI, SSI, USB OTG
- Peripherals:
- DMA, LCD, LVD, POR, PWM, WDT
- Number of I/O:
- 111
- Program Memory Size:
- 2MB (2M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 1M x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 29x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F572MDHGFB#30 FAQ
1.How can I place an order for R5F572MDHGFB#30 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F572MDHGFB#30 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F572MDHGFB#30 reliable?
The price and inventory of R5F572MDHGFB#30 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F572MDHGFB#30 is usually 5 days.
3.What payment methods are accepted for R5F572MDHGFB#30?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F572MDHGFB#30 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F572MDHGFB#30?
R5F572MDHGFB#30 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F572MDHGFB#30 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F572MDHGFB#30?
For technical support, including R5F572MDHGFB#30 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F572MDHGFB#30 requirements.
6.How does Aetrix verify that R5F572MDHGFB#30 is sourced from the original manufacturer or authorized distributors?
All R5F572MDHGFB#30 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F572MDHGFB#30 meets industry standards.
7.What is the process for return or replacement of R5F572MDHGFB#30?
All R5F572MDHGFB#30 units undergo pre-shipment inspection (PSI). If there is an issue with R5F572MDHGFB#30, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F572MDHGFB#30 part is unused and in its original packaging.
Return procedure for R5F572MDHGFB#30:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F572MDHGFB#30 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

