Renesas R5F572MNDGBG#20
- Part No.:
- R5F572MNDGBG#20
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 176-LFBGA
- Datasheet:
-
R5F572MNDGBG#20.pdf
- Description:
- IC MCU 32BIT 4MB FLASH 176LFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:152
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F572MNDGBG#20 from Renesas is a 32-bit RXv3 microcontroller with 240 MHz CPU, double-precision IEEE-754 FPU, 4 MB on-chip code flash, 1 MB SRAM (including 32 KB ECC RAM), and integrated EtherCAT slave controller - designed for real-time industrial motion control, PLCs, and servo drives requiring deterministic Ethernet communication and high-precision analog processing.
For engineers reviewing the R5F572MNDGBG#20 datasheet, R5F572MNDGBG#20 pinout, R5F572MNDGBG#20 application, or R5F572MNDGBG#20 equivalent, key selection criteria include EtherCAT slave timing compliance, dual-bank flash for safe firmware updates, 12-bit dual A/D converters with self-diagnosis, and support for IEEE 1588 PTP synchronization in industrial automation systems.
Technical Context
The R5F572MNDGBG#20 implements the RXv3 CPU core with hardware-accelerated double-precision floating-point arithmetic (1396 CoreMark @ 240 MHz), memory protection unit (MPU), and collective register bank save for fast context switching in real-time multitasking environments. It integrates dedicated peripherals including an EtherCAT slave controller (two ports), IEEE 1588-compliant Ethernet MAC with EPTPC timestamping, and dual 12-bit A/D converters (8 + 21 channels) with analog input disconnection detection.
Its clock architecture supports independent domain scaling: ICLK up to 240 MHz for CPU execution, PCLKA up to 120 MHz for Ethernet/ESC/GLCDC, and PCLKB up to 60 MHz for timers and serial interfaces. Power management includes four low-power modes, RTC battery backup via VBATT, and voltage monitoring with configurable LVD thresholds (2.80–2.99 V).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv3 32-bit, 240 MHz max - enables real-time deterministic execution of motion control algorithms and EtherCAT frame processing without software overhead. |
| Flash Memory | 4 MB code flash with dual-bank structure - allows background programming and seamless firmware update without halting application execution. |
| RAM | 1 MB SRAM (512 KB no-wait ≤120 MHz), 32 KB ECC RAM - provides robust data storage with SEC-DED error correction for safety-critical variables. |
| EtherCAT Interface | Dedicated Beckhoff ESC IP core, two ports - delivers sub-microsecond jitter and cycle times compliant with IEC 61158 Type 12 for synchronized distributed drives. |
| A/D Converter | Dual 12-bit S12AD units (8 + 21 channels), self-diagnostic - supports simultaneous sampling of motor current, voltage, and temperature with fault detection. |
| Real-Time Clock | RTC with leap-year adjustment, time-capture, and battery backup - maintains accurate timekeeping during deep software standby for logging and scheduling. |
| Operating Temperature | –40°C to +105°C (G-version) - qualified for under-hood industrial enclosures and high-ambient factory-floor deployments. |
Pinout & Package
Package: PLBG0176GA-A, 176-pin LFBGA, 13 mm × 13 mm, 0.8 mm pitch, RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / AVCC0 / AVCC1 | Core & analog power supply | 2.7–3.6 V operation; separate analog domains enable noise-isolated ADC reference and precision sensing. |
| VBATT | Battery backup supply | Provides continuous power to RTC during main supply loss - retains calendar/time and alarm settings without external circuitry. |
| ETXD0–ETXD3 / ERXD0–ERXD3 | Ethernet PHY interface | Direct RMII/MII connection to external PHY - eliminates need for external level-shifting or timing buffers in 10/100 Mbps designs. |
| ESC_CLK / ESC_STB / ESC_DAT | EtherCAT slave controller bus | Parallel interface to ESC internal registers - enables direct register access for process data exchange and DC synchronization setup. |
| AD00–AD20 | Analog input channels | 21-channel A/D unit 1 supports simultaneous sampling across multiple motor phases and sensors with programmable trigger sources. |
| GPTW0–GPTW3 | General PWM timer outputs | Four 32-bit PWM channels with dead-time generation and synchronous start - drive 3-phase inverter gate drivers with precise phase alignment. |
Key Features
| Feature | Design Value |
|---|---|
| IEEE 1588 Precision Time Protocol (PTP) | Hardware timestamping in EPTPC module synchronizes network clocks to ±50 ns accuracy - essential for coordinated multi-axis motion control. |
| Trigonometric Function Unit (TFU) | Hardware-accelerated sine/cosine/arctangent - reduces CPU load for field-oriented control (FOC) calculations by >90% vs. software library implementation. |
| Delta-Sigma Modulator Interface (DSMIF) | 6-channel sinc filter interface - directly connects to external ΣΔ ADCs (e.g., AD7403) for isolated current sensing without external digital filters. |
| IEC 60730 Safety Support | Oscillation-stop detection, CRC accelerator, IWDT with window function, register write protection - enables Class B compliance without external safety monitors. |
| Graphic LCD Controller (GLCDC) | Integrated display engine supporting RGB565, 2D drawing acceleration - offloads GUI rendering from CPU in HMI-enabled industrial controllers. |
Applications
| Industrial PLC Controller | Servo Drive Unit |
|---|---|
|
Use Scenario: Central logic execution and I/O coordination in modular programmable logic controllers with distributed EtherCAT I/O. IC Role / Device Role / Timing Role: Main application processor executing ladder logic, managing EtherCAT process data objects (PDOs), and synchronizing I/O scan cycles via DC sync. Use Value: Dual-bank flash enables zero-downtime firmware upgrades; 240 MHz CPU handles complex motion sequences while maintaining <100 µs EtherCAT cycle time. |
Use Scenario: Closed-loop motor control in brushless AC servo drives with position, velocity, and torque modes. IC Role / Device Role / Timing Role: Real-time motion controller running FOC algorithms, generating PWM waveforms, and sampling current/voltage feedback at 20 kHz. Use Value: TFU accelerates sine/cosine computation for Clarke/Park transforms; GPTW timers deliver <10 ns dead-time resolution for SiC MOSFET gate driving. |
| Robot Joint Controller | Energy Monitoring Gateway |
|
Use Scenario: Compact, high-bandwidth joint-level control in collaborative robots requiring low-latency torque feedback and safety monitoring. IC Role / Device Role / Timing Role: Deterministic real-time node handling EtherCAT CoE commands, analog sensor fusion (current, temp, position), and safety shutdown logic. Use Value: Integrated 12-bit dual A/D converters sample motor winding currents and thermistors simultaneously; ECC RAM ensures integrity of safety-critical state variables. |
Use Scenario: Edge gateway aggregating power quality data from CT/PT sensors across multiple circuits in smart building infrastructure. IC Role / Device Role / Timing Role: Data concentrator with DSMIF interfacing to isolated ΣΔ ADCs, SDHI logging waveform captures to SD card, and Ethernet reporting via IEEE 1588-synchronized timestamps. Use Value: 6-channel DSMIF supports simultaneous 24-bit isolation for 6-phase current measurement; 4 MB flash stores firmware and historical waveform buffers. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar industrial real-time MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F572MLNDFP#30 | Same RX72M family, 144-pin LFQFP, 2 MB flash, 512 KB SRAM - smaller package and reduced memory footprint. | Lacks EtherCAT slave controller and second A/D unit - suitable for non-EtherCAT PLCs or simpler motion controllers. | Select when board space is constrained and full EtherCAT slave functionality is not required. |
| R5F566TEADFP#30 | RX66T family, 100-pin LFQFP, 240 MHz, 1 MB flash, no EtherCAT - optimized for motor control with enhanced PWM timers and 32-bit encoder interface. | Supports higher-resolution position feedback (e.g., EnDat 2.2) but lacks IEEE 1588 and dual A/D - targets standalone servo drives without network synchronization. | Choose for cost-sensitive, single-axis servo applications where EtherCAT and PTP are unnecessary. |
Compared with R5F572MLNDFP#30 and R5F566TEADFP#30, the R5F572MNDGBG#20 uniquely combines EtherCAT slave capability, IEEE 1588 hardware timestamping, and dual 12-bit A/D converters in a 176-pin LFBGA - making it the only option among the three qualified for distributed, time-synchronized industrial automation nodes requiring both high-speed analog acquisition and deterministic Ethernet.
Availability
R5F572MNDGBG#20 is available at Aetrix Electronics and suitable for industrial PLCs, servo drives, robot joint controllers, and energy monitoring gateways requiring stable component supply, long lifecycle assurance, and automotive-grade reliability in extended temperature environments.
Supply support for R5F572MNDGBG#20 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader specializing in microcontrollers, analog, and power management ICs for industrial, automotive, and IoT applications.
The RX72M Group, including R5F572MNDGBG#20, was engineered specifically for real-time industrial automation - integrating EtherCAT, IEEE 1588, high-precision analog, and functional safety features into a single high-performance MCU platform.
FAQ
What is the maximum operating frequency and CoreMark score of the R5F572MNDGBG#20?
The R5F572MNDGBG#20 operates at a maximum frequency of 240 MHz and achieves 1396 CoreMark points under benchmark conditions. This performance stems from its RXv3 CPU core with dual-issue pipeline, hardware FPU, and optimized memory subsystem - enabling real-time execution of complex motion control algorithms and EtherCAT frame processing without software bottlenecks in the R5F572MNDGBG#20.
Does the R5F572MNDGBG#20 support EtherCAT slave functionality, and what interface does it use?
Yes, the R5F572MNDGBG#20 integrates a Beckhoff EtherCAT Slave Controller (ESC) IP core with two physical ports. It uses a parallel ESC interface (ESC_CLK, ESC_STB, ESC_DAT) for direct register access and process data exchange - eliminating external ASICs and ensuring sub-microsecond jitter compliance required for synchronized multi-axis motion control in the R5F572MNDGBG#20.
What are the flash and RAM configurations supported by the R5F572MNDGBG#20?
The R5F572MNDGBG#20 includes 4 MB of on-chip code flash memory with dual-bank architecture for background programming and safe firmware updates, plus 1 MB of SRAM (512 KB no-wait ≤120 MHz), 32 KB of ECC RAM for safety-critical data, and 8 KB of standby RAM backed by VBATT. These resources are fully utilized in real-time industrial applications built around the R5F572MNDGBG#20.
How does the R5F572MNDGBG#20 support functional safety standards like IEC 60730?
The R5F572MNDGBG#20 includes hardware features for Class B compliance: oscillation-stop detection, CRC accelerator, independent watchdog timer (IWDT) with window function, register write protection, and self-diagnostic A/D converter routines. These capabilities reduce external safety components and simplify certification - directly addressing requirements for industrial control equipment using the R5F572MNDGBG#20.
What analog peripherals are integrated into the R5F572MNDGBG#20, and how are they configured?
The R5F572MNDGBG#20 integrates two independent 12-bit A/D converters: S12AD0 (8 channels) and S12AD1 (21 channels), each with self-diagnosis and analog input disconnection detection. They support simultaneous sampling triggered by GPTW or MTU timers - critical for synchronized current/voltage acquisition in motor control applications implemented on the R5F572MNDGBG#20.
R5F572MNDGBG#20 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 176-LFBGA
- Series:
- RX
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RXv3
- Core Size:
- 32-Bit
- Speed:
- 240MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, MMC/SD, QSPI, SCI, SPI, SSI, USB OTG
- Peripherals:
- DMA, LCD, LVD, POR, PWM, WDT
- Number of I/O:
- 136
- Program Memory Size:
- 4MB (4M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 1M x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 29x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F572MNDGBG#20 FAQ
1.How can I place an order for R5F572MNDGBG#20 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F572MNDGBG#20 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F572MNDGBG#20 reliable?
The price and inventory of R5F572MNDGBG#20 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F572MNDGBG#20 is usually 5 days.
3.What payment methods are accepted for R5F572MNDGBG#20?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F572MNDGBG#20 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F572MNDGBG#20?
R5F572MNDGBG#20 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F572MNDGBG#20 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F572MNDGBG#20?
For technical support, including R5F572MNDGBG#20 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F572MNDGBG#20 requirements.
6.How does Aetrix verify that R5F572MNDGBG#20 is sourced from the original manufacturer or authorized distributors?
All R5F572MNDGBG#20 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F572MNDGBG#20 meets industry standards.
7.What is the process for return or replacement of R5F572MNDGBG#20?
All R5F572MNDGBG#20 units undergo pre-shipment inspection (PSI). If there is an issue with R5F572MNDGBG#20, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F572MNDGBG#20 part is unused and in its original packaging.
Return procedure for R5F572MNDGBG#20:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F572MNDGBG#20 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

