Renesas R5F572MNHDBG#20
- Part No.:
- R5F572MNHDBG#20
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 176-LFBGA
- Datasheet:
-
R5F572MNHDBG#20.pdf
- Description:
- IC MCU 32BIT 4MB FLASH 176LFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:152
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F572MNHDBG#20 from Renesas is a 32-bit RXv3 microcontroller operating at up to 240 MHz, featuring a double-precision IEEE-754 FPU, 2 Mbytes of on-chip code flash, 1 Mbyte of SRAM (512 KB + 512 KB expansion), and integrated EtherCAT slave controller with dual-port support. It delivers 1396 CoreMark performance and targets industrial motion control systems requiring real-time deterministic communication, high-precision analog acquisition, and functional safety compliance per IEC 60730.
For engineers reviewing the R5F572MNHDBG#20 datasheet, R5F572MNHDBG#20 pinout, R5F572MNHDBG#20 application, or R5F572MNHDBG#20 equivalent, key selection considerations include its 176-pin LFBGA package (PLQP0176KB-C), dual-bank flash architecture enabling background programming, 12-bit dual A/D converter (8 + 21 channels), and dedicated IEEE 1588-compliant Ethernet MAC with hardware timestamping for synchronized motion control networks.
Technical Context
The R5F572MNHDBG#20 implements the RXv3 CPU core with collective register bank save, memory protection unit (MPU), and JTAG/FINE debugging. Its clock system integrates dual PLLs, selectable internal oscillators (HOCO/LOCO), and independent IWDT-dedicated 120-kHz oscillator for fail-safe timing.
Peripheral subsystems include EtherCAT slave controller (two ports), IEEE 1588 Ethernet MAC (2 channels), CAN v2.0B (3 channels, 32 mailboxes each), and dual 12-bit A/D converters with self-diagnostic and disconnection detection-enabling concurrent high-fidelity sensor acquisition and real-time network control in single-chip industrial drives.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv3 32-bit, 240 MHz max operation; enables deterministic real-time task execution with 1396 CoreMark throughput. |
| Memory | 2 Mbytes code flash (dual-bank), 32 Kbytes data flash (100k write cycles), 1 Mbyte SRAM (512 KB no-wait ≤120 MHz). |
| Analog Peripherals | Dual 12-bit S12AD units: 8-channel + 21-channel input; supports simultaneous sampling and disconnection diagnostics. |
| Real-Time Networking | EtherCAT slave controller (2-port), IEEE 1588 Ethernet MAC (2 channels), CAN (3 channels, 32 mailboxes each). |
| Timers & PWM | GPTW (4×32-bit), MTU3a (9-channel), TPUa (6-channel); supports complementary PWM with dead-time generation for 3-phase inverter control. |
| Package & Temp | PLQP0176KB-C: 176-pin LFBGA, 24 × 24 mm, 0.5-mm pitch; industrial temperature range –40°C to +85°C (D-version). |
| Security & Safety | Trusted Secure IP (TSIP) optional; built-in CRC accelerator, oscillation-stop detection, A/D self-test, and register write protection for IEC 60730 Class B. |
Pinout & Package
Package: PLQP0176KB-C - 176-pin Low-Profile Fine-Pitch Ball Grid Array (LFBGA), 24 × 24 mm body, 0.5-mm ball pitch, RoHS-compliant, lead-free matte tin finish.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / AVCC0 / AVCC1 | Core & analog power supply | 2.7–3.6 V main supply; separate analog domains enable noise-isolated ADC operation. |
| VBATT | Battery backup supply | Enables RTC operation during main power loss; supports long-term timekeeping without external circuitry. |
| CLKIN / CLKOUT | External crystal interface | Supports 8–24 MHz crystal for main clock; enables precise frequency reference for EtherCAT synchronization. |
| ETXD0–ETXD3 / ERXD0–ERXD3 | Ethernet PHY data lines | Direct RMII/MII interface pins; allow connection to external PHY without level-shifting or glue logic. |
| ES0TXD / ES0RXD / ES1TXD / ES1RXD | EtherCAT port differential pairs | Dedicated LVDS-capable pins for dual-port EtherCAT slave; eliminate need for external transceivers. |
| AD00–AD07 / AD10–AD20 | Analog input channels | Hardware-mapped inputs for dual S12AD units; support simultaneous sampling across both units for multi-axis current sensing. |
Key Features
| Feature | Design Value |
|---|---|
| Dual-bank flash architecture | Enables background programming and seamless firmware update without halting real-time control tasks. |
| IEEE 1588 hardware timestamping | Sub-microsecond precision timestamping in Ethernet MAC; eliminates software overhead for motion synchronization. |
| Complementary PWM with auto-deadtime | MTU3a generates non-overlapping gate drive signals for 3-phase inverters; configurable dead-time prevents shoot-through. |
| Delta-sigma modulator interface (DSMIF) | 6-channel sinc filter interface; directly acquires high-resolution current/voltage feedback from ΣΔ sensors without external DSP. |
| IEC 60730 safety support | Integrated CRC engine, oscillator failure detection, A/D self-test, and register lock bits reduce external safety component count. |
Applications
| Industrial Servo Drives | EtherCAT Motion Controllers |
|---|---|
|
Use Scenario: Closed-loop motor control in CNC machines and robotic arms requiring sub-100 µs jitter and synchronized multi-axis motion. IC Role / Device Role / Timing Role: Real-time motion trajectory calculation, EtherCAT slave processing, and PWM generation with hardware dead-time insertion. Use Value: Integrated EtherCAT slave + IEEE 1588 MAC eliminates external ASICs; dual A/D and DSMIF enable direct high-resolution current sensing. |
Use Scenario: Distributed motion control node in factory automation systems with deterministic cycle times under 1 ms. IC Role / Device Role / Timing Role: EtherCAT slave controller managing two physical ports, synchronizing local I/O and axis control via distributed clocks. Use Value: Dual-port EtherCAT + hardware timestamping ensures <±50 ns synchronization accuracy across networked nodes. |
| Programmable Logic Controllers (PLCs) | Industrial HMI & Edge Gateways |
|
Use Scenario: High-performance PLC CPU module handling ladder logic, safety functions, and fieldbus bridging in harsh environments. IC Role / Device Role / Timing Role: Main controller executing safety-certified runtime, managing CAN/Ethernet/USB interfaces, and monitoring analog process variables. Use Value: Built-in TSIP option and IEC 60730 features reduce certification effort; 176-pin I/O supports dense modular I/O expansion. |
Use Scenario: Edge gateway aggregating data from legacy fieldbuses (CAN, RS-485) and publishing to cloud platforms via Ethernet/USB. IC Role / Device Role / Timing Role: Protocol translation hub with SDHI for local logging, USB host for peripheral attachment, and dual Ethernet for upstream/downstream connectivity. Use Value: Integrated SDHI, USB 2.0 FS host/function, and multiple serial interfaces eliminate external bridge ICs and simplify BOM. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar industrial MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F572MNHDDG#20 | Same RX72M family, identical 176-pin LFBGA package, but with 4 Mbytes flash instead of 2 Mbytes. | Preferred when firmware image size exceeds 2 Mbytes or future-proofing for feature expansion is required. | Select R5F572MNHDDG#20 only if full 4-MB flash capacity is needed; otherwise R5F572MNHDBG#20 offers optimal cost/performance balance. |
| R5F566TKHDFB#30 | RX66T group; 160 MHz max, 1.5 MB SRAM, no EtherCAT, no IEEE 1588, but higher PWM resolution (16-bit GPTP). | Suitable for standalone servo drives without network synchronization, where analog PWM fidelity outweighs deterministic networking. | Choose R5F566TKHDFB#30 for cost-sensitive, non-networked motor control; avoid when EtherCAT or IEEE 1588 sync is mandatory. |
Compared with R5F572MNHDDG#20, the R5F572MNHDBG#20 trades flash capacity for lower unit cost while retaining identical peripherals and timing performance; versus R5F566TKHDFB#30, it provides deterministic industrial networking at the expense of slightly lower PWM resolution-making it the only choice for EtherCAT-enabled motion systems.
Availability
R5F572MNHDBG#20 is available at Aetrix Electronics and suitable for industrial servo drives, EtherCAT motion controllers, programmable logic controllers (PLCs), and edge gateways requiring stable component supply, long-lifecycle support, and traceable sourcing for production programs.
Supply support for R5F572MNHDBG#20 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader headquartered in Tokyo, Japan, specializing in microcontrollers, analog, power, and SoC solutions for industrial, automotive, and infrastructure markets.
The RX72M Group-including R5F572MNHDBG#20-is designed specifically for real-time industrial automation, integrating EtherCAT, IEEE 1588, and functional safety features to replace multi-chip control solutions in motion and robotics applications.
FAQ
What is the maximum operating frequency and CoreMark score of the R5F572MNHDBG#20?
The R5F572MNHDBG#20 operates at a maximum frequency of 240 MHz and achieves 1396 CoreMark performance. This benchmark reflects its RXv3 CPU core efficiency, double-precision FPU utilization, and optimized memory subsystem-critical for real-time motion control algorithms in the R5F572MNHDBG#20's target applications.
Does the R5F572MNHDBG#20 include hardware support for EtherCAT and IEEE 1588?
Yes, the R5F572MNHDBG#20 integrates a Beckhoff EtherCAT Slave Controller (ESC) with dual physical ports and a dedicated IEEE 1588-compliant Ethernet MAC with hardware timestamping. These features are implemented in silicon-not firmware-and are fully documented in the R5F572MNHDBG#20 datasheet for deterministic network synchronization.
What are the flash and RAM configurations of the R5F572MNHDBG#20?
The R5F572MNHDBG#20 includes 2 Mbytes of on-chip code flash memory with dual-bank architecture, 32 Kbytes of reprogrammable data flash (rated for 100,000 cycles), 1 Mbyte of SRAM (split as 512 KB main + 512 KB expansion), 32 KB of ECC-protected RAM, and 8 KB of battery-backed standby RAM-all confirmed in the R5F572MNHDBG#20 datasheet Rev.1.20.
Which package type and pin count does the R5F572MNHDBG#20 use?
The R5F572MNHDBG#20 uses the PLQP0176KB-C package: a 176-pin Low-Profile Fine-Pitch Ball Grid Array with 24 × 24 mm body size and 0.5-mm ball pitch. This matches the 176-pin LFBGA variant specified for the RX72M Group in the R5F572MNHDBG#20 datasheet and supports 136 general-purpose I/O pins with 5-V tolerance on 19 pins.
What analog peripherals are integrated into the R5F572MNHDBG#20?
The R5F572MNHDBG#20 integrates two independent 12-bit A/D converters (S12AD units): one with 8 input channels and another with 21 input channels. It also includes a 12-bit D/A converter (2 channels), on-chip temperature sensor, delta-sigma modulator interface (6 channels), and arithmetic unit for trigonometric functions-all verified in the R5F572MNHDBG#20 datasheet Section 1.1.
R5F572MNHDBG#20 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 176-LFBGA
- Series:
- RX72M
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- RXv3
- Core Size:
- 32-Bit Single-Core
- Speed:
- 240MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, MMC/SD, QSPI, SCI, SPI, SSI, USB OTG
- Peripherals:
- DMA, LCD, LVD, POR, PWM, WDT
- Number of I/O:
- 136
- Program Memory Size:
- 4MB (4M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 1M x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 29x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F572MNHDBG#20 FAQ
1.How can I place an order for R5F572MNHDBG#20 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F572MNHDBG#20 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F572MNHDBG#20 reliable?
The price and inventory of R5F572MNHDBG#20 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F572MNHDBG#20 is usually 5 days.
3.What payment methods are accepted for R5F572MNHDBG#20?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F572MNHDBG#20 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F572MNHDBG#20?
R5F572MNHDBG#20 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F572MNHDBG#20 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F572MNHDBG#20?
For technical support, including R5F572MNHDBG#20 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F572MNHDBG#20 requirements.
6.How does Aetrix verify that R5F572MNHDBG#20 is sourced from the original manufacturer or authorized distributors?
All R5F572MNHDBG#20 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F572MNHDBG#20 meets industry standards.
7.What is the process for return or replacement of R5F572MNHDBG#20?
All R5F572MNHDBG#20 units undergo pre-shipment inspection (PSI). If there is an issue with R5F572MNHDBG#20, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F572MNHDBG#20 part is unused and in its original packaging.
Return procedure for R5F572MNHDBG#20:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F572MNHDBG#20 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

