Renesas R5F572MNHGFB#10
- Part No.:
- R5F572MNHGFB#10
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 144-LQFP
- Datasheet:
-
R5F572MNHGFB#10.pdf
- Description:
- IC MCU 32BIT 4MB FLASH 144LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:1,390
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F572MNHGFB#10 from Renesas is a 32-bit RXv3 microcontroller with 240 MHz CPU, dual-bank 4 MB flash, 1 MB SRAM (including 32 KB ECC RAM), EtherCAT slave controller, IEEE 1588-compliant Ethernet MAC, and integrated 12-bit A/D and D/A converters - deployed in industrial motion control systems requiring deterministic real-time I/O and functional safety support per IEC 60730.
For engineers reviewing the R5F572MNHGFB#10 datasheet, R5F572MNHGFB#10 pinout, R5F572MNHGFB#10 application, or R5F572MNHGFB#10 equivalent, key selection criteria include EtherCAT slave timing compliance, dual-bank flash for safe firmware updates, 240-MHz deterministic execution with double-precision FPU, and integrated TSIP-based AES encryption for secure boot and data protection.
Technical Context
The R5F572MNHGFB#10 implements the RXv3 CPU core with hardware-accelerated double-precision IEEE-754 floating-point arithmetic, collective register bank save for fast interrupt response, and MPU-enforced memory protection. It integrates an EtherCAT Slave Controller (ESC) IP core compliant with Beckhoff ESC v10, supporting two physical ports and distributed clock synchronization.
Clock architecture includes dual PLLs: one for system clock generation up to 240 MHz (ICLK), another dedicated to Ethernet/IEEE 1588 timestamping (EPTPC). Peripheral clocks are independently configurable - PCLKA at up to 120 MHz for MTU3a, GPTW, ETHERC; PCLKB at up to 60 MHz for TMR, CMT, IWDT - enabling precise timing isolation across real-time subsystems.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv3 32-bit, 240 MHz max - delivers 1396 CoreMark; supports double-precision FPU, register bank save, and MPU. |
| Memory | 4 MB code flash (dual-bank), 32 KB data flash (100k write cycles), 1 MB SRAM (512 KB no-wait ≤120 MHz), 32 KB ECC RAM. |
| Real-Time Interfaces | EtherCAT slave controller (2-port), IEEE 1588 Ethernet MAC (2 channels), CAN (3 channels, 32 mailboxes each). |
| Analog Peripherals | Two 12-bit A/D units (8 + 21 channels), 2-channel 12-bit D/A, on-chip temperature sensor, delta-sigma modulator interface (6 channels). |
| Security & Safety | Trusted Secure IP (TSIP) with AES-128/192/256, CRC accelerator, oscillation-stop detection, IWDT with window function, self-diagnostic A/D. |
| Package & Environment | LFBGA-224 (PLQP0224KB-C), 13 × 13 mm, 0.8 mm pitch; operating range −40°C to +105°C (G-version). |
| Power & Clock | Single 2.7–3.6 V supply; internal HOCO (16/18/20 MHz), LOCO (240 kHz), IWDT-dedicated oscillator (120 kHz); 80 MHz external bus interface. |
Pinout & Package
LFBGA-224 package (PLQP0224KB-C), 13 × 13 mm, 0.8 mm pitch, 182 general-purpose I/O pins (19 with 5-V tolerance), 1 dedicated input pin, pull-up and open-drain configurable per port.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / AVCC0 / AVCC1 | Core & analog power supply | Separate 2.7–3.6 V domains; AVCC0/AVCC1 feed A/D and D/A converters with independent LVD monitoring. |
| VBATT | Battery backup supply | Enables RTC operation during main power loss; connects to coin-cell or supercap for calendar retention. |
| XTAL / EXTAL | Main crystal oscillator input/output | Supports 8–24 MHz external crystal; required for high-accuracy EtherCAT distributed clock and IEEE 1588 timestamping. |
| ESCL / ESDA | EtherCAT slave controller interface | Dedicated differential pair for EtherCAT PHY connection; supports 100 Mbps full-duplex with jitter < 10 ns. |
| ETXD0–3 / ERXD0–3 | Ethernet MAC transmit/receive data | RMII/MII-compatible 4-bit parallel interface; synchronized to PCLKA for deterministic frame handling. |
| MDIO / MDC | PHY management interface | IEEE 802.3u-compliant MDIO bus for auto-negotiation and PHY register access without CPU intervention. |
Key Features
| Feature | Design Value |
|---|---|
| EtherCAT Slave Controller (ESC) | Beckhoff ESC v10 IP core with two physical ports, distributed clock sync, and process data ring buffer for < 1 µs jitter. |
| Dual-Bank Flash Architecture | Enables background programming and safe firmware update via bank swap - critical for zero-downtime field upgrades in motion controllers. |
| IEEE 1588 Precision Time Protocol Engine | Hardware timestamping with sub-100 ns resolution; synchronizes GPTW/MTU3a timers to network time for coordinated multi-axis motion. |
| Trusted Secure IP (TSIP) | On-die AES engine with key wrapping, secure boot ROM, and tamper-resistant key storage - meets IEC 62443-3-3 SL2 requirements. |
| Functional Safety Support | Integrated IWDT with window function, CRC accelerator, A/D self-test, oscillation-stop detection - certified for IEC 60730 Class B. |
| Delta-Sigma Modulator Interface | 6-channel DSMIF with configurable sinc filters (1st/2nd/3rd order); interfaces directly to current-sense ADCs for motor phase current sampling. |
Applications
| Industrial EtherCAT Motion Controller | Programmable Logic Controller (PLC) CPU Module |
|---|---|
|
Use Scenario: High-precision servo drive coordinating multiple axes with synchronized torque/position commands over EtherCAT. IC Role / Device Role / Timing Role: Primary MCU executing motion trajectory planning, real-time EtherCAT I/O processing, and PWM generation via GPTW/MTU3a. Use Value: Dual-bank flash enables live firmware patching; 240 MHz RXv3 core with FPU handles complex kinematic calculations; ESC ensures < 1 µs jitter for deterministic control loop closure. |
Use Scenario: Modular PLC backplane CPU handling ladder logic execution, fieldbus communication (CAN/EtherCAT), and safety-critical I/O scanning. IC Role / Device Role / Timing Role: Central controller managing cyclic I/O exchange, diagnostics, and secure firmware updates via TSIP-protected bootloader. Use Value: Integrated 3-channel CAN and EtherCAT support multi-protocol fieldbus integration; ECC RAM and IWDT meet SIL2 requirements; 182 GPIOs enable dense I/O expansion. |
| IEC 61850 Substation Automation Gateway | Smart Inverter Control Unit |
|
Use Scenario: Protocol gateway bridging IEC 61850 MMS over Ethernet to legacy RS-485 MODBUS devices in power substations. IC Role / Device Role / Timing Role: Network-facing MCU performing TLS-secured Ethernet communication, time-stamped SOE logging, and deterministic serial protocol translation. Use Value: IEEE 1588 PTP engine provides traceable time stamping for event records; dual Ethernet MACs isolate control and monitoring traffic; AES encryption secures remote configuration. |
Use Scenario: Field-oriented control (FOC) unit for solar inverters or EV chargers using space-vector PWM and grid-synchronization algorithms. IC Role / Device Role / Timing Role: Real-time processor executing FOC loops, grid synchronization (PLL), and fault protection logic with sub-microsecond latency. Use Value: Delta-sigma modulator interface directly samples shunt currents; 12-bit D/A drives analog feedback circuits; 240 MHz core sustains 20 kHz PWM carrier with 16-bit resolution. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar industrial real-time MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F572MNHGFB#30 | Same die, identical specs, but shipped in tape-and-reel (TR) packaging vs. tray (TB) for R5F572MNHGFB#10. | No functional difference; selected for automated SMT line compatibility. | Choose #30 for high-volume production; #10 preferred for prototyping and low-volume builds. |
| R5F572MNHGFB#20 | Same silicon, same package, but qualified to extended temperature range (−40°C to +125°C) and higher reliability screening. | Required for under-hood automotive or harsh-environment industrial deployments beyond standard G-grade limits. | Specify #20 only when ambient exceeds +105°C or AEC-Q100 qualification is mandated. |
Compared with R5F572MNHGFB#10, the #30 variant offers identical electrical and timing behavior in TR packaging for optimized pick-and-place throughput, while the #20 variant adds extended thermal qualification and enhanced reliability screening - neither replaces #10 in standard industrial designs without explicit thermal or qualification requirements.
Availability
R5F572MNHGFB#10 is available at Aetrix Electronics and suitable for industrial motion control, programmable logic controller (PLC) CPU modules, substation automation gateways, and smart inverter control units requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for R5F572MNHGFB#10 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a Japanese semiconductor manufacturer specializing in microcontrollers, analog, and power solutions for industrial, automotive, and infrastructure markets.
The RX72M Group - including R5F572MNHGFB#10 - was designed specifically for real-time industrial automation applications demanding EtherCAT slave functionality, IEEE 1588 time synchronization, functional safety certification, and deterministic multi-protocol connectivity.
FAQ
What is the maximum operating frequency and CoreMark score of the R5F572MNHGFB#10?
The R5F572MNHGFB#10 operates at a maximum frequency of 240 MHz and achieves 1396 CoreMark points under benchmark conditions. This performance stems from the RXv3 CPU core's superscalar architecture, dual-issue capability, and optimized instruction pipeline - enabling deterministic execution of motion control algorithms and real-time EtherCAT processing without software overhead.
Does the R5F572MNHGFB#10 support dual-bank flash for safe firmware updates?
Yes, the R5F572MNHGFB#10 includes a dual-bank flash architecture allowing background programming and seamless bank swapping. This enables live firmware updates without halting real-time operations - essential for industrial systems requiring zero-downtime maintenance. The feature is implemented in hardware and supported by Renesas' FDL library and e2 studio toolchain.
What EtherCAT capabilities does the R5F572MNHGFB#10 provide?
The R5F572MNHGFB#10 integrates a Beckhoff EtherCAT Slave Controller (ESC) IP core supporting two physical ports, distributed clock synchronization, and process data ring buffers. It delivers sub-1 µs jitter and complies with EtherCAT specification v1.2.2 - enabling use in high-performance motion controllers where deterministic I/O exchange and tight axis coordination are mandatory.
Is the R5F572MNHGFB#10 qualified for functional safety standards like IEC 60730?
Yes, the R5F572MNHGFB#10 includes hardware features required for IEC 60730 Class B compliance: oscillation-stop detection, IWDT with window function, CRC accelerator, A/D self-diagnostic mode, and register write protection. Renesas provides safety manuals and FIT data, and the device is used in certified industrial safety modules meeting SIL2 requirements.
What package type and pin count does the R5F572MNHGFB#10 use?
The R5F572MNHGFB#10 uses a 224-pin LFBGA package (PLQP0224KB-C), measuring 13 × 13 mm with 0.8 mm pitch. It provides 182 general-purpose I/O pins - 19 of which are 5-V tolerant - along with dedicated power, ground, clock, and interface pins for EtherCAT, Ethernet, CAN, and high-speed peripherals.
R5F572MNHGFB#10 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 144-LQFP
- Series:
- RX
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RXv3
- Core Size:
- 32-Bit
- Speed:
- 240MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, MMC/SD, QSPI, SCI, SPI, SSI, USB OTG
- Peripherals:
- DMA, LCD, LVD, POR, PWM, WDT
- Number of I/O:
- 111
- Program Memory Size:
- 4MB (4M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 1M x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 29x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F572MNHGFB#10 FAQ
1.How can I place an order for R5F572MNHGFB#10 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F572MNHGFB#10 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F572MNHGFB#10 reliable?
The price and inventory of R5F572MNHGFB#10 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F572MNHGFB#10 is usually 5 days.
3.What payment methods are accepted for R5F572MNHGFB#10?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F572MNHGFB#10 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F572MNHGFB#10?
R5F572MNHGFB#10 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F572MNHGFB#10 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F572MNHGFB#10?
For technical support, including R5F572MNHGFB#10 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F572MNHGFB#10 requirements.
6.How does Aetrix verify that R5F572MNHGFB#10 is sourced from the original manufacturer or authorized distributors?
All R5F572MNHGFB#10 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F572MNHGFB#10 meets industry standards.
7.What is the process for return or replacement of R5F572MNHGFB#10?
All R5F572MNHGFB#10 units undergo pre-shipment inspection (PSI). If there is an issue with R5F572MNHGFB#10, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F572MNHGFB#10 part is unused and in its original packaging.
Return procedure for R5F572MNHGFB#10:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F572MNHGFB#10 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

