Renesas R5F572NDDDBD#20
- Part No.:
- R5F572NDDDBD#20
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 224-LFBGA
- Datasheet:
-
R5F572NDDDBD#20.pdf
- Description:
- IC MCU 32BIT 2MB FLASH 224LFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:150
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F572NDDDBD#20 from Renesas is a 32-bit RXv3 microcontroller with 240 MHz CPU, double-precision IEEE-754 FPU, 4 MB on-chip code flash, 1 MB SRAM (including 32 KB ECC RAM), and integrated Ethernet MAC compliant with IEEE 1588. It supports CAN (3 channels), USB 2.0 FS host/function, SDHI, QSPI, and GLCDC - deployed in industrial HMIs, networked PLCs, and real-time motion control systems.
For engineers reviewing the R5F572NDDDBD#20 datasheet, R5F572NDDDBD#20 pinout, R5F572NDDDBD#20 application, or R5F572NDDDBD#20 equivalent, key selection criteria include IEEE 1588 PTP timing accuracy, dual-bank flash for safe firmware updates, 182 GPIO with 5-V tolerance, 12-bit dual A/D converters (29 total channels), and hardware encryption (AES-128/192/256 + TSIP).
Technical Context
The R5F572NDDDBD#20 implements the RXv3 CPU core with 16 general-purpose 32-bit registers, double-precision FPU (16×64-bit data registers), and collective register bank save for fast context switching. Its clock system includes dual PLLs, selectable HOCO (16/18/20 MHz), and independent PCLK domains (PCLKA up to 120 MHz for ETHERC/GLCDC, PCLKB up to 60 MHz for timers/A/D).
It integrates three DMA controllers - DMACAa (8 channels), EXDMAC (2 channels), and DTCb (1 channel) - coordinated via Event Link Controller (ELC) for zero-CPU-intervention peripheral chaining. Real-time capabilities are reinforced by GPTW (4×32-bit PWM timers), MTU3a (9-channel multifunction timer), and RTC with battery-backed time capture and leap-year correction.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv3 32-bit, 240 MHz max - delivers 1396 CoreMark; enables deterministic real-time control loops at sub-μs latency. |
| Memory | 4 MB code flash (dual-bank), 1 MB SRAM (512 KB no-wait ≤120 MHz), 32 KB ECC RAM - supports safe OTA updates and fault-tolerant data logging. |
| Connectivity | Ethernet MAC ×2 (IEEE 1588 PTP), CAN ×3 (32 mailboxes/channel), USB 2.0 FS host/function, SDHI, QSPI - enables converged industrial networking stack. |
| Analog Peripherals | Two 12-bit S12AD units (8 + 21 channels), 2×12-bit D/A, on-die temperature sensor - provides high-resolution sensor fusion without external ADCs. |
| Security & Safety | AES-128/192/256 + TSIP, IEC60730 self-test suite (CRC, IWDT, A/D diagnosis, register write protection) - meets SIL2/PLd functional safety requirements. |
| Package & I/O | LFBGA-224 (13×13 mm, 0.8 mm pitch), 182 GPIO with 5-V tolerance, open-drain, pull-up - simplifies interface to legacy 5-V sensors and logic. |
Pinout & Package
Package: PLBG0224GA-A, 224-pin LFBGA (13 mm × 13 mm, 0.8 mm pitch), RoHS-compliant, moisture sensitivity level 3.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / AVCC0 / AVCC1 | Core & analog power supply | Single 2.7–3.6 V supply; separate analog domains enable noise-isolated precision measurement. |
| VBATT | Battery backup input | Supplies RTC during main power loss - retains calendar/time across system shutdowns. |
| XTAL / EXTAL | Main crystal oscillator terminals | Supports 8–24 MHz external crystal for precise system clock and IEEE 1588 timestamp reference. |
| ETH_MDC / ETH_MDIO | PHY management interface | Configures external Ethernet PHY via IEEE 802.3u MII - eliminates software polling overhead. |
| TXD0 / RXD0 | SCI0 asynchronous UART | Dedicated debug/console port; supports LIN protocol on SCIh for automotive diagnostics. |
| SD0_CLK / SD0_CMD / SD0_DAT | SD host interface signals | Direct connection to SD memory cards or SDIO peripherals (e.g., Wi-Fi modules) at 25 MB/s. |
Key Features
| Feature | Design Value |
|---|---|
| IEEE 1588 Precision Time Protocol (PTP) | Hardware-accelerated timestamping in ETHERC + EPTPC enables sub-100 ns time synchronization across distributed industrial nodes. |
| Dual-Bank Flash Architecture | Enables background programming of one bank while executing from the other - critical for fail-safe field firmware upgrades. |
| Event Link Controller (ELC) | 135 internal event sources routed without CPU intervention - e.g., TPU capture triggers A/D conversion, reducing jitter by >3 μs. |
| Trigonometric Function Unit (TFU) | Hardware sine/cosine/arctangent acceleration - cuts motor vector control computation time by 90% vs. software library. |
| Graphic LCD Controller (GLCDC) | Direct RGB/TFT panel drive with alpha blending and overlay support - eliminates external display controller in HMI designs. |
Applications
| Industrial HMI | Networked PLC |
|---|---|
Use Scenario: Touch-enabled operator interface for factory-floor machinery with real-time alarm visualization and recipe management. IC Role / Device Role / Timing Role: Main application processor running RTOS, driving 800×480 TFT via GLCDC, synchronizing UI updates to EtherCAT cycle using IEEE 1588. Use Value: Integrated DRW2D engine accelerates 2D graphics rendering; 4 MB flash stores multiple language UI assets and firmware versions. | Use Scenario: Distributed control unit managing I/O expansion modules over industrial Ethernet with deterministic scan cycles. IC Role / Device Role / Timing Role: Central controller executing ladder logic, coordinating motion profiles via CANopen, and time-stamping I/O events via PTP. Use Value: Dual Ethernet ports enable ring topology; MTU3a timers generate precise PWM for servo drives; ECC RAM ensures data integrity during voltage dips. |
| Motion Control Gateway | Smart Energy Meter |
Use Scenario: Field gateway aggregating data from multi-axis servo drives and relaying to cloud via secure TLS over Ethernet. IC Role / Device Role / Timing Role: Real-time coordinator using GPTW for synchronized PWM generation and TSIP for encrypted firmware signing. Use Value: Hardware AES-256 encrypts telemetry before transmission; 182 GPIO interface to encoder feedback and limit switches. | Use Scenario: Revenue-grade meter with harmonic analysis, tamper detection, and remote firmware update capability. IC Role / Device Role / Timing Role: Metrology processor acquiring 16-channel current/voltage samples via S12AD, computing RMS/THD, and storing logs in data flash. Use Value: 32 KB data flash rated for 100,000 erase cycles stores 10+ years of billing data; RTC with battery backup maintains time during outages. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 32-bit industrial MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F572MNDDBD#20 | Same RX72N family, 2 MB flash (vs. 4 MB), identical peripherals and package - lower cost where firmware size <2 MB. | Suitable for simpler HMIs or gateways without local asset storage. | Select when BOM cost sensitivity outweighs future firmware scalability needs. |
| R7FA6M2AF3CFP#AA0 | RX66T-based, 160 MHz, no IEEE 1588, no GLCDC, but higher analog integration (14-bit A/D, 10-ch op-amps). | Better for analog-heavy motor control, less suited for time-synchronized networking or display-intensive UIs. | Choose for servo drive control where precision analog front-end matters more than PTP or graphics. |
Compared with R5F572MNDDBD#20, the R5F572NDDDBD#20 provides double flash capacity for complex UIs and secure boot images; versus R7FA6M2AF3CFP#AA0, it delivers superior deterministic networking and display subsystems at the expense of analog front-end richness.
Availability
R5F572NDDDBD#20 is available at Aetrix Electronics and suitable for industrial HMIs, networked PLCs, motion control gateways, and smart energy meters requiring stable component supply, long-term lifecycle support, and traceable sourcing.
Supply support for R5F572NDDDBD#20 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader headquartered in Japan, specializing in microcontrollers, analog, power, and SoC solutions for industrial, automotive, and infrastructure markets.
The RX72N Group targets high-performance industrial automation applications demanding real-time determinism, functional safety, and rich connectivity - designed specifically for PLCs, HMIs, robotics, and time-sensitive networking.
FAQ
What is the maximum operating frequency and CoreMark score of the R5F572NDDDBD#20?
The R5F572NDDDBD#20 operates at a maximum frequency of 240 MHz and achieves 1396 CoreMark. This performance stems from the RXv3 CPU core's optimized pipeline, double-precision FPU, and zero-wait-state access to 4 MB code flash at ≤120 MHz - enabling real-time execution of complex control algorithms and communication stacks without throttling.
Does the R5F572NDDDBD#20 support IEEE 1588 Precision Time Protocol?
Yes, the R5F572NDDDBD#20 includes dedicated hardware in its Ethernet controller (ETHERC) and PTP module (EPTPC) to implement IEEE 1588-2008. It supports hardware timestamping of ingress/egress frames, PTP message processing, and synchronization to sub-100 ns accuracy - essential for time-critical industrial Ethernet applications like motion control and distributed I/O.
What are the flash and RAM configurations of the R5F572NDDDBD#20?
The R5F572NDDDBD#20 integrates 4 MB of on-chip code flash with dual-bank architecture, 1 MB of SRAM (512 KB no-wait ≤120 MHz), 32 KB of ECC RAM (SEC-DED), and 8 KB of battery-backed standby RAM. This memory hierarchy supports robust firmware updates, real-time data buffering, fault-tolerant logging, and RTC persistence - all critical for industrial reliability.
Which security and functional safety features does the R5F572NDDDBD#20 provide?
The R5F572NDDDBD#20 includes AES-128/192/256 and Trusted Secure IP (TSIP) for cryptographic operations, plus an IEC60730-compliant self-test suite covering oscillation-stoppage detection, CRC calculation, IWDT supervision, A/D converter diagnosis, and register write protection - enabling certification to SIL2 and PLd safety levels in industrial equipment.
What package type and pin count does the R5F572NDDDBD#20 use?
The R5F572NDDDBD#20 uses the PLBG0224GA-A package: a 224-pin Low-Profile Fine-Pitch Ball Grid Array measuring 13 mm × 13 mm with 0.8 mm ball pitch. It provides 182 general-purpose I/O pins with 5-V tolerance, open-drain capability, and configurable pull-up resistors - ideal for interfacing with diverse industrial sensors and actuators.
R5F572NDDDBD#20 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 224-LFBGA
- Series:
- RX72N
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- RXv3
- Core Size:
- 32-Bit Single-Core
- Speed:
- 240MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, MMC/SD, QSPI, SCI, SPI, SSI, USB OTG
- Peripherals:
- DMA, LCD, LVD, POR, PWM, WDT
- Number of I/O:
- 182
- Program Memory Size:
- 2MB (2M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 1M x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 29x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F572NDDDBD#20 FAQ
1.How can I place an order for R5F572NDDDBD#20 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F572NDDDBD#20 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F572NDDDBD#20 reliable?
The price and inventory of R5F572NDDDBD#20 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F572NDDDBD#20 is usually 5 days.
3.What payment methods are accepted for R5F572NDDDBD#20?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F572NDDDBD#20 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F572NDDDBD#20?
R5F572NDDDBD#20 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F572NDDDBD#20 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F572NDDDBD#20?
For technical support, including R5F572NDDDBD#20 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F572NDDDBD#20 requirements.
6.How does Aetrix verify that R5F572NDDDBD#20 is sourced from the original manufacturer or authorized distributors?
All R5F572NDDDBD#20 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F572NDDDBD#20 meets industry standards.
7.What is the process for return or replacement of R5F572NDDDBD#20?
All R5F572NDDDBD#20 units undergo pre-shipment inspection (PSI). If there is an issue with R5F572NDDDBD#20, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F572NDDDBD#20 part is unused and in its original packaging.
Return procedure for R5F572NDDDBD#20:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F572NDDDBD#20 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

