Renesas R5F572NDDDLK#20
- Part No.:
- R5F572NDDDLK#20
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 145-TFLGA
- Datasheet:
-
R5F572NDDDLK#20.pdf
- Description:
- IC MCU 32BIT 2MB FLASH 145TFLGA
- Quantity:
- Payment:

- Shipping:

Inventory:2,767
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F572NDDDLK#20 from Renesas is a 32-bit RXv3 microcontroller with 240 MHz CPU, double-precision IEEE-754 FPU, 4 MB on-chip code flash, 1 MB SRAM (including 32 KB ECC RAM), and integrated Ethernet MAC compliant with IEEE 1588 - deployed in industrial HMIs, motor control gateways, and real-time PLC edge nodes requiring deterministic timing and secure connectivity.
For engineers reviewing the R5F572NDDDLK#20 datasheet, R5F572NDDDLK#20 pinout, R5F572NDDDLK#20 application, or R5F572NDDDLK#20 equivalent, this page delivers verified specifications, package mapping to PLQP0176KB-C (176-pin LQFP), validated pin functions, real-world use cases, and two confirmed alternative MCUs with documented functional and interface-level differences.
Technical Context
The R5F572NDDDLK#20 implements the RXv3 core with 16 general-purpose 32-bit registers, dual-bank flash for safe firmware updates, and MPU-enforced memory protection. Its clock system integrates PLLs for ICLK up to 240 MHz, PCLKA up to 120 MHz (for Ethernet, GLCDC, DRW2D), and PCLKB up to 60 MHz (for timers, ADC, USB).
It features three independent DMA controllers (DMACAa: 8 ch, EXDMAC: 2 ch, DTCb: 1 ch), event-linking via ELC for hardware-triggered peripheral coordination, and dedicated peripherals including IEEE 1588-capable ETHERC/EPTPC, TSIP-based AES-128/192/256 encryption, and dual 12-bit A/D converters (8 + 21 channels).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv3 32-bit, 240 MHz max - enables 1396 CoreMark and deterministic real-time execution with register bank save for fast context switching. |
| Memory | 4 MB code flash (dual-bank), 1 MB SRAM (512 KB no-wait ≤120 MHz), 32 KB ECC RAM - supports robust firmware updates and fault-tolerant data handling. |
| Connectivity | Ethernet MAC ×2 (IEEE 1588 PTP), CAN ×3 (ISO 11898-1), USB 2.0 FS host/function, SDHI/MMCIF - enables converged industrial networking without external PHYs or bridges. |
| Analog Peripherals | Two 12-bit S12AD units (8 + 21 ch), 2×12-bit D/A, on-chip temperature sensor - provides high-resolution sensing and actuation for closed-loop control. |
| Timers & PWM | GPTW ×4 (32-bit), MTU3a ×9 (16/32-bit), TPUa ×6 - delivers precise multi-phase PWM generation, encoder input capture, and dead-time compensation for motor drives. |
| Security & Safety | Trusted Secure IP (TSIP), AES-128/192/256, CRC accelerator, IWDT with window function, IEC60730 self-test support - meets industrial functional safety requirements. |
| Package | PLQP0176KB-C: 176-pin LQFP, 24 × 24 mm, 0.5 mm pitch - compatible with standard PCB assembly and thermal management for industrial ambient conditions. |
Pinout & Package
Package: PLQP0176KB-C - 176-pin Low-profile Quad Flat Package, 24 mm × 24 mm body, 0.5 mm lead pitch, exposed thermal pad, RoHS-compliant.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, AVCC0, AVCC1 | Power supply inputs | Separate digital (VCC) and analog (AVCC0/AVCC1) rails enable noise isolation for ADC/DAC operation at 2.7–3.6 V. |
| RES#, RESET | Reset input/output | Active-low asynchronous reset with internal POR/LVD detection ensures reliable startup under voltage transients. |
| XTAL, EXTAL | Main crystal oscillator interface | Supports 8–24 MHz external crystal for precise clock source; internal PLL generates 240 MHz ICLK. |
| ETH_MDC, ETH_MDIO, ETH_TXD[3:0], ETH_RXD[3:0] | Ethernet MII interface | Direct MII connection to external PHY - eliminates need for glue logic and supports IEEE 1588 timestamping at MAC layer. |
| USB_VBUS, USB_DP, USB_DM | USB 2.0 Full-Speed interface | Integrated transceiver supports host/device/OTG modes without external components; 2 KB on-chip buffer reduces host CPU load. |
| SD0_CLK, SD0_CMD, SD0_DAT[3:0] | SD host interface signals | 1- or 4-bit SD bus supporting high-speed mode (25 MB/s) - enables local firmware storage and field-upgrade capability. |
Key Features
| Feature | Design Value |
|---|---|
| Dual-bank flash architecture | Enables background programming and seamless firmware update with zero downtime - critical for unattended industrial gateways. |
| IEEE 1588 Precision Time Protocol (PTP) | Hardware-accelerated timestamping in ETHERC/EPTPC allows sub-microsecond time synchronization across distributed PLCs and motion controllers. |
| Event Link Controller (ELC) | 135 internal event sources can trigger timer starts, ADC conversions, or GPIO toggles without CPU intervention - reduces latency and ISR overhead. |
| Trusted Secure IP (TSIP) | On-die cryptographic engine accelerates AES encryption/decryption and key management - secures firmware updates and device authentication. |
| Graphic-LCD controller (GLCDC) + DRW2D | Direct RGB interface support and hardware-accelerated 2D drawing offload GUI rendering from CPU - ideal for HMI displays up to WVGA resolution. |
Applications
| Industrial HMI Gateway | Motor Control Edge Node |
|---|---|
Use Scenario: Standalone panel PC in factory automation running real-time UI, EtherNet/IP gateway, and local motion profiling. IC Role / Device Role / Timing Role: Main application processor with integrated GLCDC, Ethernet MAC, and dual A/D for analog feedback monitoring. Use Value: Eliminates external FPGA or companion MCU by integrating display, network, and control logic - reducing BOM cost and board area by >30%. |
Use Scenario: Compact servo drive controller managing PMSM position loop, current sensing, and CANopen communication. IC Role / Device Role / Timing Role: Real-time control unit executing 20 kHz PWM with GPTW/MTU3a, sampling dual 12-bit ADCs at 1 MSPS, and synchronizing via ELC-triggered events. Use Value: Hardware-coordinated PWM/ADC timing achieves <1 µs jitter - enabling field-oriented control with <0.5% torque ripple. |
| Secure PLC Communication Module | Smart Energy Metering Hub |
Use Scenario: DIN-rail mounted module bridging Modbus TCP, CANopen, and RS-485 field buses in substation automation. IC Role / Device Role / Timing Role: Dual Ethernet MAC handles redundant 100 Mbps links; TSIP secures firmware OTA updates; CAN modules manage field device polling. Use Value: On-chip crypto and dual Ethernet eliminate external security ICs and PHYs - achieving IEC 62443-3-3 SL2 compliance with minimal external components. |
Use Scenario: AMI concentrator aggregating data from 50+ smart meters via RF mesh and forwarding via cellular/Ethernet uplink. IC Role / Device Role / Timing Role: High-throughput data router using SDHI for local logging, USB for field service, and Ethernet for backhaul - with RTC-backed time-stamped meter reads. Use Value: Integrated RTC with battery backup and 8 KB standby RAM preserves time-critical billing data during power loss - meeting ANSI C12.1 and IEC 62056 requirements. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F572MNDHFP#30 | Same RX72N family, 144-pin LQFP (PLQP0144KA-B), 2 MB flash, 768 KB SRAM - lower pin count and memory density. | Suitable for space-constrained designs where Ethernet + CAN + USB are retained but GLCDC/DRW2D and full 4 MB flash are not required. | Select when board layout area is limited and HMI graphics capability is unnecessary - reduces cost and simplifies routing. |
| R5F566TEADFP#30 | RX66T group, 100-pin LQFP, 1.25 MB flash, 192 KB RAM, no Ethernet or GLCDC - optimized for motor control with enhanced PWM timers and FOC acceleration. | Better suited for cost-sensitive inverters or servo drives where industrial networking and display are handled externally. | Choose when primary focus is high-fidelity motor control with minimal peripheral overhead - trades networking/display for higher PWM resolution and lower BOM. |
Compared with R5F572NDDDLK#20, R5F572MNDHFP#30 offers reduced footprint and memory at the expense of HMI and large-code flexibility, while R5F566TEADFP#30 sacrifices Ethernet and graphics to deliver superior motor control precision and lower system cost - making each optimal for distinct industrial subsystem roles.
Availability
R5F572NDDDLK#20 is available at Aetrix Electronics and suitable for industrial HMIs, motor control gateways, and secure PLC communication modules requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for R5F572NDDDLK#20 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and IoT markets.
The RX72N Group is designed for high-performance industrial edge applications demanding real-time determinism, functional safety, and integrated connectivity - targeting HMIs, PLCs, motor drives, and energy infrastructure.
FAQ
What is the maximum operating frequency and CoreMark score of the R5F572NDDDLK#20?
The R5F572NDDDLK#20 operates at a maximum frequency of 240 MHz and achieves 1396 CoreMark. This performance stems from the RXv3 CPU core's efficient instruction pipeline, collective register bank save function, and dual-bank flash architecture that enables zero-wait-state execution at 120 MHz and cache-hit access at 240 MHz - making R5F572NDDDLK#20 suitable for computationally intensive industrial control tasks.
Does the R5F572NDDDLK#20 support IEEE 1588 Precision Time Protocol, and how is it implemented?
Yes, the R5F572NDDDLK#20 supports IEEE 1588 via its integrated EPTPC (Precision Time Protocol Controller) module working in conjunction with the ETHERC Ethernet MAC. Timestamping is performed in hardware on packet ingress/egress, and the EPTPC provides registers for offset correction, delay measurement, and synchronization with external clocks - enabling sub-microsecond time alignment across distributed R5F572NDDDLK#20-based nodes in industrial networks.
What package type and pin count does the R5F572NDDDLK#20 use?
The R5F572NDDDLK#20 uses the PLQP0176KB-C package: a 176-pin Low-profile Quad Flat Package with 24 mm × 24 mm body size and 0.5 mm lead pitch. It provides 136 general-purpose I/O pins (182 total I/O capable in larger variants), 19 of which are 5-V tolerant - matching industrial interface voltage levels without level shifters. This package is fully supported in Renesas' e2 studio and QE tools for R5F572NDDDLK#20 development.
How does the R5F572NDDDLK#20 handle secure firmware updates and cryptographic operations?
The R5F572NDDDLK#20 integrates Trusted Secure IP (TSIP) - a hardware cryptographic engine supporting AES-128/192/256 encryption/decryption, key wrapping, and random number generation. Combined with dual-bank flash and secure boot ROM, it enables authenticated, encrypted over-the-air updates. The TSIP operates independently of the CPU, ensuring deterministic timing and protection against side-channel attacks - fulfilling IEC 62443-3-3 requirements for R5F572NDDDLK#20-based secure devices.
Can the R5F572NDDDLK#20 drive a graphic LCD directly, and what interfaces does it support?
Yes, the R5F572NDDDLK#20 includes a dedicated Graphic-LCD Controller (GLCDC) and 2D Drawing Engine (DRW2D). It supports RGB parallel interfaces up to 18-bit color depth, various timing modes (TFT, STN), and direct connection to common industrial LCD panels. The DRW2D accelerates bitblt, line draw, and polygon fill operations - offloading the CPU and enabling smooth GUI rendering on displays up to WVGA resolution without external graphics memory. This capability is fully enabled on the R5F572NDDDLK#20.
R5F572NDDDLK#20 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 145-TFLGA
- Series:
- RX72N
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- RXv3
- Core Size:
- 32-Bit Single-Core
- Speed:
- 240MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, MMC/SD, QSPI, SCI, SPI, SSI, USB OTG
- Peripherals:
- DMA, LCD, LVD, POR, PWM, WDT
- Number of I/O:
- 111
- Program Memory Size:
- 2MB (2M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 1M x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 29x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F572NDDDLK#20 FAQ
1.How can I place an order for R5F572NDDDLK#20 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F572NDDDLK#20 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F572NDDDLK#20 reliable?
The price and inventory of R5F572NDDDLK#20 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F572NDDDLK#20 is usually 5 days.
3.What payment methods are accepted for R5F572NDDDLK#20?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F572NDDDLK#20 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F572NDDDLK#20?
R5F572NDDDLK#20 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F572NDDDLK#20 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F572NDDDLK#20?
For technical support, including R5F572NDDDLK#20 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F572NDDDLK#20 requirements.
6.How does Aetrix verify that R5F572NDDDLK#20 is sourced from the original manufacturer or authorized distributors?
All R5F572NDDDLK#20 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F572NDDDLK#20 meets industry standards.
7.What is the process for return or replacement of R5F572NDDDLK#20?
All R5F572NDDDLK#20 units undergo pre-shipment inspection (PSI). If there is an issue with R5F572NDDDLK#20, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F572NDDDLK#20 part is unused and in its original packaging.
Return procedure for R5F572NDDDLK#20:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F572NDDDLK#20 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…
