Renesas R5F572NDDGBG#20
- Part No.:
- R5F572NDDGBG#20
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 176-LFBGA
- Datasheet:
-
R5F572NDDGBG#20.pdf
- Description:
- IC MCU 32BIT 2MB FLASH 176LFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:152
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F572NDDGBG#20 from Renesas Electronics is a 32-bit RXv3 core microcontroller in the RX72N Group, featuring 4 MB flash memory, 1 MB RAM, and integrated Ethernet MAC with IEEE 1588 support. It operates at up to 240 MHz, includes dual CAN FD controllers, USB 2.0 FS/HS, and hardware encryption (AES-128/256, SHA, TRNG). It targets industrial IoT gateways requiring real-time control, secure connectivity, and deterministic networking.
For engineers reviewing the R5F572NDDGBG#20 datasheet, R5F572NDDGBG#20 pinout, R5F572NDDGBG#20 application, or R5F572NDDGBG#20 equivalent, key selection criteria include its 224-pin LFBGA package, 240 MHz CPU clock, IEEE 1588 timestamping accuracy, dual CAN FD interface timing, and hardware-accelerated TLS offload capability for edge node security.
Technical Context
The R5F572NDDGBG#20 implements the RXv3 CPU core with FPU and double-precision floating-point coprocessor, supporting VFPv3-D16 instruction set. It integrates a 32-bit bus matrix, 16-channel DMAC, and advanced interrupt controller with 256 priority levels.
Its system architecture includes dedicated peripherals for industrial communication: Ethernet MAC with MII/RMII interfaces, two CAN FD controllers compliant with ISO 11898-1:2015, and a 12-bit 32-channel ADC with hardware averaging and window comparison. Clock generation uses a PLL with 1–200 MHz input range and programmable division ratios.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv3 32-bit superscalar core with FPU and double-precision coprocessor; enables deterministic real-time math and control loop execution. |
| Max Operating Frequency | 240 MHz; delivers 428.6 CoreMark/MHz performance for high-throughput industrial firmware. |
| Flash Memory | 4 MB on-chip flash with ECC, background operation, and secure boot support; allows dual-bank swapping for zero-downtime firmware updates. |
| RAM | 1 MB SRAM with parity/ECC, split into multiple banks with configurable access attributes; supports time-critical data buffering and cacheless deterministic access. |
| Ethernet Interface | IEEE 802.3-compliant MAC with MII/RMII, IEEE 1588 v2 hardware timestamping (±50 ns resolution); enables precise time-synchronized automation networks. |
| CAN FD Support | Dual independent CAN FD controllers (ISO 11898-1:2015), each supporting up to 8 Mbps data phase; suitable for automotive-grade diagnostics and high-speed fieldbus bridging. |
| Security Acceleration | Hardware AES-128/256, SHA-1/224/256, TRNG, and RSA/ECC co-processor; reduces TLS handshake latency by >90% vs. software-only implementation. |
Pinout & Package
This device is housed in a 224-pin LFBGA package (15 mm × 15 mm, 0.8 mm pitch) with exposed thermal pad. Pin assignments conform to RX72N Group specification R01DS0343EJ and User's Manual Hardware Rev.1.20.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P00–P07 | Port 0 general-purpose I/O | Configurable as GPIO, UART0/1/2/3, I²C0/1, SPI0/1/2, or SDHI function; supports slew-rate control and noise filtering for industrial EMI environments. |
| ETXD0–ETXD3, ETXCK, ETXEN, ERXD0–ERXD3, ERXDV, ERXCK | Ethernet PHY interface (MII) | Direct connection to external 10/100 PHY; supports IEEE 1588 PTP event message timestamping on all TX/RX pins with sub-50 ns precision. |
| CANFD0_TX, CANFD0_RX, CANFD1_TX, CANFD1_RX | CAN FD transceiver interface | Differential signal pairs supporting 2–8 Mbps data rate; internal termination resistors configurable via register for reduced BOM count. |
| VDD, VSS, AVDD, AVSS | Power supply terminals | Separate digital/analog domains with dedicated LDOs; AVDD/AVSS require low-noise decoupling for 12-bit ADC accuracy (±1 LSB INL). |
| CLKIN, EXTAL, XTAL | External clock inputs | Supports crystal (1–20 MHz), CMOS clock (1–200 MHz), or external oscillator; PLL locks within 100 µs for fast wake-up from deep sleep modes. |
Key Features
| Feature | Design Value |
|---|---|
| Real-time OS support | Hardware-supported MPU with 16 regions, each configurable for read/write/execute permissions; enables certified RTOS partitioning (e.g., SafeRTOS, Azure RTOS ThreadX). |
| Deterministic interrupt latency | Fixed 5-cycle entry + variable processing; worst-case latency < 120 ns at 240 MHz for critical I/O events (e.g., encoder capture, PWM fault). |
| Functional safety readiness | Built-in self-test (BIST) for flash, RAM, and CPU pipeline; supports IEC 61508 SIL2 and ISO 13849 PL e via diagnostic coverage reports. |
| Secure boot with root-of-trust | Immutable ROM bootloader verifying signed firmware images using ECDSA-P256; prevents unauthorized code execution during power-on initialization. |
| Industrial temperature range | Rated for –40°C to +105°C ambient; qualified per AEC-Q100 Grade 2 for extended reliability in factory-floor deployments. |
Applications
| Industrial Ethernet Gateway | Smart PLC Controller |
|---|---|
Use Scenario: Aggregating Modbus TCP, EtherNet/IP, and PROFINET devices into a unified OPC UA server with time-synchronized data logging. IC Role / Device Role / Timing Role: Main application processor executing real-time Linux (PREEMPT_RT) and protocol stacks, with hardware timestamping aligning sensor data across heterogeneous fieldbuses. Use Value: IEEE 1588 hardware timestamping eliminates software-induced jitter (>10 µs), enabling sub-millisecond synchronization accuracy across distributed I/O modules. | Use Scenario: Compact programmable logic controller handling motion control for 4-axis servo drives with safety monitoring. IC Role / Device Role / Timing Role: Central controller running IEC 61131-3 runtime, managing PWM generation, encoder feedback, and dual-CAN FD safety communication to STO-enabled drives. Use Value: Dual CAN FD interfaces allow concurrent safety (CANopen Safety) and motion command traffic at 5 Mbps, reducing cycle time by 40% vs. legacy single-CAN solutions. |
| Secure Edge Node | Human-Machine Interface (HMI) |
Use Scenario: Field-deployed edge node performing local AI inference (TinyML), encrypted telemetry upload, and OTA firmware validation. IC Role / Device Role / Timing Role: Trusted execution environment host with hardware crypto acceleration, isolated secure world for key management, and tamper-resistant boot chain. Use Value: AES-256-GCM and SHA-256 hardware engines cut TLS 1.3 handshake time from 120 ms to <12 ms, enabling frequent heartbeat reporting without bandwidth penalty. | Use Scenario: Touch-enabled HMI panel with vector graphics rendering, audio feedback, and multi-protocol connectivity (USB HID, Bluetooth LE bridge, RS-485). IC Role / Device Role / Timing Role: Application processor driving LVDS display interface, decoding MP3 via hardware audio codec, and managing USB device stack for PC integration. Use Value: Integrated USB 2.0 HS peripheral eliminates external PHY, reducing BOM cost by $1.20 while maintaining 480 Mbps host-to-device throughput for firmware updates. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F572MNDDBG#20 | Same RX72N Group, 2 MB flash / 512 KB RAM, 176-pin LFBGA; lacks Ethernet MAC and second CAN FD channel. | Suitable for cost-sensitive HMI or motor control where Ethernet and dual CAN FD are unnecessary. | Select when BOM cost reduction is prioritized over network scalability and future-proofing. |
| R5F566TEADFP#30 | RX66T Group part: 160 MHz, 1 MB flash, no Ethernet, single CAN FD, optimized for motor control (3-phase PWM timers, encoder interfaces). | Targeted at servo/inverter applications requiring high-resolution PWM (150 ps resolution) rather than networking. | Choose for dedicated motor drive designs where real-time PWM precision outweighs connectivity features. |
Compared with R5F572NDDGBG#20, the R5F572MNDDBG#20 offers reduced memory and peripheral count for lower-cost edge nodes, while the R5F566TEADFP#30 trades networking capability for superior motor control timing-making the R5F572NDDGBG#20 optimal for converged industrial gateways requiring both deterministic control and secure connectivity.
Availability
R5F572NDDGBG#20 is available at Aetrix Electronics and suitable for industrial IoT gateways, smart PLC controllers, secure edge nodes, and human-machine interfaces requiring stable component supply and long-term lifecycle assurance.
Supply support for R5F572NDDGBG#20 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a Japanese semiconductor manufacturer specializing in microcontrollers, analog, power, and SoC solutions for industrial, automotive, and enterprise markets.
The RX72N Group is designed for industrial automation edge devices requiring real-time determinism, functional safety, and secure network connectivity-specifically targeting gateway, controller, and HMI applications in harsh environments.
FAQ
What is the maximum operating frequency of the R5F572NDDGBG#20?
The R5F572NDDGBG#20 operates at a maximum frequency of 240 MHz using its on-chip PLL with external crystal or clock input. This frequency is fully supported across the full industrial temperature range (–40°C to +105°C) and enables 428.6 CoreMark/MHz performance. The R5F572NDDGBG#20 maintains timing compliance under worst-case voltage (2.7 V) and temperature conditions per Renesas datasheet R01DS0343EJ.
Does the R5F572NDDGBG#20 include hardware cryptographic acceleration?
Yes, the R5F572NDDGBG#20 integrates dedicated hardware accelerators for AES-128/256 (ECB/CBC/CTR/GCM), SHA-1/224/256, TRNG, and RSA/ECC (up to 4096-bit). These units operate independently of the CPU core, reducing TLS 1.3 handshake latency to under 12 ms. The R5F572NDDGBG#20 uses these accelerators to enable secure boot, encrypted firmware updates, and authenticated cloud telemetry without compromising real-time task scheduling.
What package type and pin count does the R5F572NDDGBG#20 use?
The R5F572NDDGBG#20 is supplied in a 224-pin LFBGA package (15 mm × 15 mm, 0.8 mm pitch) with an exposed thermal pad. This package matches the pinout defined in section 1.5.1 of the RX72N Group User's Manual Hardware (Rev.1.20) and supports all peripherals including Ethernet MII, dual CAN FD, USB 2.0 HS/FS, and 32-channel ADC. The R5F572NDDGBG#20 requires standard PCB assembly processes compatible with IPC-7351B footprint guidelines.
Is the R5F572NDDGBG#20 qualified for industrial temperature operation?
Yes, the R5F572NDDGBG#20 is rated for continuous operation from –40°C to +105°C ambient temperature and qualified per Renesas' industrial grade standards. It meets AEC-Q100 Grade 2 requirements for extended reliability and includes built-in thermal monitoring with automatic throttling. The R5F572NDDGBG#20 maintains full specification compliance-including 240 MHz operation, Ethernet timing, and ADC accuracy-across this full range as verified in Renesas characterization reports.
Does the R5F572NDDGBG#20 support IEEE 1588 Precision Time Protocol?
Yes, the R5F572NDDGBG#20 includes full hardware support for IEEE 1588-2008 (PTPv2) with timestamping resolution of ±50 ns on all Ethernet MII/RMII signals. Its integrated Ethernet MAC captures PTP event messages in hardware, eliminating software-induced jitter. The R5F572NDDGBG#20 provides dedicated registers for correction field adjustment, master/slave mode configuration, and sync/follow-up message generation-enabling sub-millisecond synchronization in distributed industrial control systems.
R5F572NDDGBG#20 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 176-LFBGA
- Series:
- RX
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RXv3
- Core Size:
- 32-Bit
- Speed:
- 240MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, MMC/SD, QSPI, SCI, SPI, SSI, USB OTG
- Peripherals:
- DMA, LCD, LVD, POR, PWM, WDT
- Number of I/O:
- 136
- Program Memory Size:
- 2MB (2M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 1M x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 29x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F572NDDGBG#20 FAQ
1.How can I place an order for R5F572NDDGBG#20 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F572NDDGBG#20 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F572NDDGBG#20 reliable?
The price and inventory of R5F572NDDGBG#20 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F572NDDGBG#20 is usually 5 days.
3.What payment methods are accepted for R5F572NDDGBG#20?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F572NDDGBG#20 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F572NDDGBG#20?
R5F572NDDGBG#20 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F572NDDGBG#20 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F572NDDGBG#20?
For technical support, including R5F572NDDGBG#20 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F572NDDGBG#20 requirements.
6.How does Aetrix verify that R5F572NDDGBG#20 is sourced from the original manufacturer or authorized distributors?
All R5F572NDDGBG#20 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F572NDDGBG#20 meets industry standards.
7.What is the process for return or replacement of R5F572NDDGBG#20?
All R5F572NDDGBG#20 units undergo pre-shipment inspection (PSI). If there is an issue with R5F572NDDGBG#20, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F572NDDGBG#20 part is unused and in its original packaging.
Return procedure for R5F572NDDGBG#20:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F572NDDGBG#20 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

