Renesas R5F572NDDGFP#30
- Part No.:
- R5F572NDDGFP#30
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 100-LQFP
- Datasheet:
-
R5F572NDDGFP#30.pdf
- Description:
- IC MCU 32BIT 2MB FLASH 100LQFP
- Quantity:
- Payment:

- Shipping:

Inventory:161
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F572NDDGFP#30 from Renesas Electronics is a 32-bit RXv3 core microcontroller in the RX72N Group, featuring 4 MB flash memory, 1 MB SRAM, and integrated Ethernet MAC with IEEE 1588 support. It operates at up to 240 MHz, includes dual CAN FD controllers, USB 2.0 FS/HS device/host/OTG, and supports functional safety (IEC 61508 SIL3-ready). It is deployed in industrial PLCs and motion control systems requiring deterministic real-time response and networked I/O.
For engineers reviewing the R5F572NDDGFP#30 datasheet, R5F572NDDGFP#30 pinout, R5F572NDDGFP#30 application, or R5F572NDDGFP#30 equivalent, key selection criteria include Ethernet timing precision (IEEE 1588 v2 hardware timestamping), dual CAN FD bandwidth allocation, flash ECC coverage scope, SRAM parity configuration, and peripheral clock domain isolation for mixed-criticality tasks.
Technical Context
The R5F572NDDGFP#30 implements the RXv3 CPU core with 6-stage superscalar pipeline, supporting single-precision and double-precision floating-point units (FPU/DFPU) compliant with IEEE 754. Its system architecture includes a multi-layer AXI bus matrix enabling concurrent access to flash, SRAM, and peripherals without arbitration stalls.
Real-time performance is enhanced by a 24-channel event link controller (ELC) that routes peripheral events directly to timers, ADCs, or DMA without CPU intervention, and a 32-channel DMAC with scatter-gather capability and peripheral synchronization triggers.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv3 32-bit superscalar, 240 MHz max - enables deterministic interrupt latency ≤ 0.5 µs and 415.5 CoreMark/MHz. |
| Memory | 4 MB on-chip flash (ECC-protected), 1 MB SRAM (parity-enabled) - supports safe firmware updates and runtime data integrity checking. |
| Connectivity | Dual CAN FD (up to 8 Mbps), USB 2.0 HS/FS OTG, 10/100 Ethernet MAC with IEEE 1588 v2 hardware timestamping - enables time-synchronized distributed control over industrial networks. |
| Timers & PWM | 16-bit MTU3 × 4 channels, 32-bit GPT × 2 channels, 16-bit CMT × 4 channels - provides synchronized PWM generation for 3-phase motor drives with dead-time insertion and fault protection. |
| Analog | 12-bit ADC × 24 channels, 1 MSPS aggregate sampling rate, hardware averaging and window comparison - supports high-resolution current/voltage sensing in servo amplifiers. |
| Functional Safety | IEC 61508 SIL3-ready certification support, BIST for flash/SRAM, lockstep CPU option, and safety monitor timer - meets requirements for Category 4 / PL e safety subsystems. |
Pinout & Package
This device is packaged in a 144-pin LFQFP (20 mm × 20 mm, 0.5 mm pitch) with exposed thermal pad. Pin functions are defined per the RX72N Group User's Manual Hardware (Rev.1.20), Section 1.5.5 and 1.6.5.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, VSS | Power supply and ground | Dedicated analog/digital power domains with separate decoupling - ensures low-noise ADC operation and stable core voltage under dynamic load. |
| ETH_MDC / ETH_MDIO | Ethernet management interface | IEEE 802.3-compliant MDIO bus for PHY register access - enables auto-negotiation and link status monitoring without software polling overhead. |
| CAN0_TX / CAN0_RX | CAN FD channel 0 differential I/O | Integrated CAN FD transceiver interface with slew-rate control - supports bit rates up to 8 Mbps with configurable sample point and propagation delay compensation. |
| USB_VBUS / USB_ID | USB OTG role detection | Hardware-based ID pin sensing and VBUS monitoring - allows automatic host/peripheral mode switching without firmware intervention. |
| AD00–AD23 | Analog input channels | Shared with GPIO; selectable reference (AVCC/AREF) and programmable gain (1×/2×/4×/8×) - enables flexible sensor interfacing across multiple signal ranges. |
Key Features
| Feature | Design Value |
|---|---|
| Hardware-accelerated cryptography | SHA-256, AES-128/256, RSA-2048 engine with key storage - enables secure boot and OTA firmware authentication without CPU load. |
| Multi-clock domain isolation | Independent clock gating and reset control per peripheral group - prevents fault propagation between Ethernet, CAN, and motor control subsystems. |
| Event Link Controller (ELC) | 24-event source → 24-event destination mapping with priority arbitration - eliminates CPU polling for timer-triggered ADC sampling or PWM fault capture. |
| Flash memory security | Region-based read/write protection, secure debug lock, and tamper-detection via external pin - enforces IP protection and prevents unauthorized firmware extraction. |
| Real-time OS support | MPU with 16 regions, NMI vector relocation, and fast interrupt response (≤ 6 cycles) - guarantees bounded latency for FreeRTOS and Azure RTOS ThreadX integration. |
Applications
| Industrial PLC | Motion Control Drive |
|---|---|
Use Scenario: Modular programmable logic controller with distributed I/O over EtherCAT and CANopen. IC Role / Device Role / Timing Role: Central controller executing ladder logic, managing fieldbus gateways, and synchronizing axis commands via IEEE 1588 PTP. Use Value: Dual CAN FD interfaces handle CANopen slave communication while Ethernet MAC with hardware timestamping maintains sub-1 µs jitter for EtherCAT distributed clocks. | Use Scenario: Servo drive for CNC machine tool with position/velocity/torque loop closure. IC Role / Device Role / Timing Role: Real-time motor control processor running FOC algorithm, sampling current sensors via 12-bit ADC, and generating space-vector PWM. Use Value: 240 MHz RXv3 core delivers ≤ 1.2 µs current-loop execution time; MTU3 timers provide synchronized 3-phase PWM with programmable dead time and fault blanking. |
| Energy Management Gateway | Building Automation Controller |
Use Scenario: Smart grid edge gateway aggregating Modbus RTU, BACnet MS/TP, and MQTT over cellular/Ethernet. IC Role / Device Role / Timing Role: Protocol translation hub with secure TLS offload, time-stamped energy metering, and watchdog-managed failover. Use Value: Integrated crypto engine accelerates TLS 1.2 handshake; hardware RTC with temperature compensation ensures ±2 ppm accuracy for billing-grade timestamping. | Use Scenario: HVAC controller managing chillers, AHUs, and VAV boxes via BACnet/IP and LonWorks. IC Role / Device Role / Timing Role: Network-aware environmental controller performing PID regulation, schedule-based operation, and alarm logging. Use Value: Dual Ethernet ports enable redundant BACnet/IP operation; 1 MB SRAM supports local trend logging for 30 days of 1-minute interval sensor data. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F572MNDGFP#30 | Same package and pinout; reduced flash (2 MB) and SRAM (512 KB); no IEEE 1588 hardware timestamping. | Suitable for cost-sensitive PLCs without time-synchronized networking. | Select when Ethernet is used only for non-time-critical HMI or configuration traffic. |
| R5F566TEAGFP#30 | RX66T core (200 MHz), 1 MB flash, 192 KB RAM, no Ethernet, dual CAN FD, 32-bit encoder interface. | Optimized for high-speed motor control with built-in position feedback processing. | Select when primary focus is servo drive performance rather than networked system integration. |
Compared with R5F572MNDGFP#30 and R5F566TEAGFP#30, the R5F572NDDGFP#30 uniquely combines full Ethernet + IEEE 1588, dual CAN FD, and 4 MB flash in a single 144-pin LFQFP - making it the only choice for compact, time-deterministic industrial gateways requiring both fieldbus and time-sensitive networking.
Availability
R5F572NDDGFP#30 is available at Aetrix Electronics and suitable for industrial automation, motion control, and energy management gateways requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for R5F572NDDGFP#30 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a Japanese semiconductor manufacturer specializing in microcontrollers, analog, power, and SoC solutions for industrial, automotive, and infrastructure markets.
The RX72N Group, including the R5F572NDDGFP#30, was designed for real-time industrial control applications demanding high computational throughput, deterministic networking, and functional safety compliance.
FAQ
What is the maximum operating frequency of the R5F572NDDGFP#30?
The R5F572NDDGFP#30 operates at a maximum CPU frequency of 240 MHz, achieved using an on-chip PLL with external crystal or oscillator input. This frequency is sustained across the full industrial temperature range (−40°C to +85°C) with appropriate power supply decoupling and thermal management. The R5F572NDDGFP#30 achieves 415.5 CoreMark/MHz at this speed, confirming its real-time processing capability for demanding control loops.
Does the R5F572NDDGFP#30 support IEEE 1588 Precision Time Protocol?
Yes, the R5F572NDDGFP#30 integrates a hardware IEEE 1588 v2 timestamping engine within its Ethernet MAC, enabling sub-microsecond timestamp accuracy on transmit and receive frames. This capability is essential for time-synchronized applications such as distributed motion control and industrial Ethernet protocols like EtherCAT and PROFINET IRT. The R5F572NDDGFP#30 does not require external timestamping ICs or software-based correction.
How much on-chip flash and SRAM does the R5F572NDDGFP#30 include?
The R5F572NDDGFP#30 includes 4 MB of on-chip flash memory with error-correcting code (ECC) and 1 MB of SRAM with parity protection. Both memories support background operation during read/write, and the flash includes region-based security locking. These capacities allow for dual-bank firmware updates, real-time data buffering, and complex control algorithms - all verified in the R5F572NDDGFP#30 datasheet and RX72N Group User's Manual Hardware.
What communication interfaces are integrated into the R5F572NDDGFP#30?
The R5F572NDDGFP#30 integrates dual CAN FD controllers (up to 8 Mbps), USB 2.0 Full-Speed and High-Speed device/host/OTG, 10/100 Ethernet MAC with MII/RMII, six UARTs, four I²C buses, and two SPI interfaces. All interfaces support DMA and interrupt-driven operation. This comprehensive set enables the R5F572NDDGFP#30 to serve as a central hub in heterogeneous industrial networks without external bridge ICs.
Is the R5F572NDDGFP#30 qualified for functional safety applications?
Yes, the R5F572NDDGFP#30 is designed to support IEC 61508 SIL3 and ISO 13849 PL e compliance, with features including lockstep CPU option, flash/SRAM BIST, safety monitor timer, and dual independent watchdogs. Renesas provides certified safety manuals and FMEDA reports for the R5F572NDDGFP#30. These capabilities are documented in the RX72N Group Functional Safety Manual and confirmed in the R5F572NDDGFP#30 product definition.
R5F572NDDGFP#30 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 100-LQFP
- Series:
- RX
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RXv3
- Core Size:
- 32-Bit
- Speed:
- 240MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, MMC/SD, QSPI, SCI, SPI, SSI, USB OTG
- Peripherals:
- DMA, LCD, LVD, POR, PWM, WDT
- Number of I/O:
- 78
- Program Memory Size:
- 2MB (2M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 1M x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 22x12b; D/A 1x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F572NDDGFP#30 FAQ
1.How can I place an order for R5F572NDDGFP#30 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F572NDDGFP#30 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F572NDDGFP#30 reliable?
The price and inventory of R5F572NDDGFP#30 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F572NDDGFP#30 is usually 5 days.
3.What payment methods are accepted for R5F572NDDGFP#30?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F572NDDGFP#30 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F572NDDGFP#30?
R5F572NDDGFP#30 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F572NDDGFP#30 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F572NDDGFP#30?
For technical support, including R5F572NDDGFP#30 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F572NDDGFP#30 requirements.
6.How does Aetrix verify that R5F572NDDGFP#30 is sourced from the original manufacturer or authorized distributors?
All R5F572NDDGFP#30 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F572NDDGFP#30 meets industry standards.
7.What is the process for return or replacement of R5F572NDDGFP#30?
All R5F572NDDGFP#30 units undergo pre-shipment inspection (PSI). If there is an issue with R5F572NDDGFP#30, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F572NDDGFP#30 part is unused and in its original packaging.
Return procedure for R5F572NDDGFP#30:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F572NDDGFP#30 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

