Renesas R5F572NDHDFB#30
- Part No.:
- R5F572NDHDFB#30
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 144-LQFP
- Datasheet:
-
R5F572NDHDFB#30.pdf
- Description:
- IC MCU 32BIT 2MB FLASH 144LFQFP
- Quantity:
- Payment:

- Shipping:

Inventory:120
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F572NDHDFB#30 from Renesas is a 32-bit RXv3 microcontroller with 240 MHz CPU, 4 MB on-chip code flash, 1 MB SRAM (including 32 KB ECC RAM), dual IEEE-754 double-precision FPU, and integrated Ethernet MAC compliant with IEEE 1588 - deployed in industrial HMIs, PLCs, and networked motor control systems.
For engineers reviewing the R5F572NDHDFB#30 datasheet, R5F572NDHDFB#30 pinout, R5F572NDHDFB#30 application, or R5F572NDHDFB#30 equivalent, key selection criteria include IEEE 1588 PTP timing accuracy, dual-bank flash for safe firmware updates, 182 GPIO with 5-V tolerance, and hardware-accelerated trigonometric (TFU) and AES encryption functions.
Technical Context
The R5F572NDHDFB#30 implements the RXv3 CPU core with full 240 MHz operation, supporting 1396 CoreMark and double-precision floating-point arithmetic per IEEE 754. Its memory subsystem includes 4 MB dual-bank code flash (enabling background programming and bank-swapping), 1 MB SRAM (512 KB zero-wait up to 120 MHz), and 32 KB ECC RAM for safety-critical data storage.
Peripherals are clocked across four domains: ICLK (up to 240 MHz for CPU), PCLKA (up to 120 MHz for Ethernet/USB/GLCDC), PCLKB (up to 60 MHz for timers/ADC), and PCLKC/PCLKD (60 MHz for dual 12-bit ADC units). The device integrates three CAN channels (ISO 11898-1), two IEEE 802.3-compliant Ethernet controllers with EPTPCb for hardware timestamping, and a dedicated TFU for real-time sine/cosine/arctangent computation.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv3 32-bit, 240 MHz max - delivers 1396 CoreMark and supports double-precision FPU instructions. |
| Code Flash | 4 MB dual-bank - enables live firmware update without halting execution via background programming (BGO). |
| SRAM | 1 MB total: 512 KB zero-wait up to 120 MHz; 32 KB ECC RAM for SEC-DED error correction/detection. |
| Ethernet | 2× IEEE 802.3 MAC + EPTPCb - hardware-accelerated IEEE 1588-2008 timestamping with sub-microsecond precision. |
| ADC | Dual 12-bit S12AD: Unit 0 (8 ch), Unit 1 (21 ch) - independently clocked at up to 60 MHz (PCLKC/PCLKD). |
| Timers | 29 extended timers including GPTW (4×32-bit), MTU3a (9-channel), TPUa (6-channel) - support PWM, encoder, and dead-time compensation. |
| Security | Optional TSIP + AES-128/192/256 - hardware cryptographic engine with key management and secure boot support. |
Pinout & Package
Package: PLQP0176KB-C - 176-pin LQFP, 24 × 24 mm, 0.5 mm pitch, RoHS-compliant, operating temperature range −40°C to +85°C (D-version).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC / AVCC0 / AVCC1 | Power supply inputs | Separate analog/digital supplies enable noise isolation for ADC and high-speed digital logic. |
| XTAL / EXTAL | Main crystal oscillator interface | Supports 8–24 MHz external resonator for precise system clock generation and IEEE 1588 synchronization. |
| ETH_MDC / ETH_MDIO | PHY management interface | Enables hardware-controlled PHY register access without CPU intervention via PMGI module. |
| ETH_RXD0–3 / ETH_TXD0–3 | Ethernet physical layer I/O | Direct RMII/MII interface pins - support 10/100 Mbps full/half-duplex with cut-through switching between channels. |
| USB_VBUS / USB_DP / USB_DM | USB 2.0 Full-Speed transceiver | Integrated USBb module supports host/function/OTG modes; no external pull-up required. |
| MTIOC0A–7 / GTIOCA/B | Timer waveform I/O | Hardware PWM outputs with programmable dead time, complementary mode, and short-circuit protection via POE3a. |
| ADTRG0–3 | A/D conversion trigger inputs | Accept hardware triggers from GPTW/TPU/MTU for synchronized sampling across multiple analog channels. |
Key Features
| Feature | Design Value |
|---|---|
| Dual-bank flash architecture | Enables seamless firmware updates: one bank executes while the other is reprogrammed, eliminating downtime. |
| IEEE 1588-2008 hardware timestamping | EPTPCb module provides nanosecond-resolution timestamps on Ethernet frames for deterministic industrial networking. |
| Trigonometric function unit (TFU) | Accelerates sine/cosine/arctangent calculations in single-cycle latency - critical for servo motor vector control. |
| Event Link Controller (ELC) | 135 internal event signals routed without CPU involvement - reduces interrupt latency and jitter in real-time control loops. |
| 32 KB ECC SRAM | SEC-DED protected memory for safety-critical variables - meets IEC 61508 SIL2 and ISO 13849 PL e requirements. |
Applications
| Industrial HMI | Programmable Logic Controller |
|---|---|
Use Scenario: Touch-enabled operator interface with real-time visualization of machine status, alarms, and production metrics over EtherNet/IP. IC Role / Device Role / Timing Role: Main application processor running RTOS, driving GLCDC + DRW2D for graphics rendering, and managing dual Ethernet ports for control and diagnostics traffic. Use Value: Integrated 2D drawing engine (DRW2D) offloads GUI composition; IEEE 1588 PTP ensures synchronized display updates across distributed HMIs. | Use Scenario: Modular PLC base unit executing ladder logic and motion control algorithms with deterministic I/O scanning and fieldbus gateway functionality. IC Role / Device Role / Timing Role: Central controller coordinating CANopen slave networks, Ethernet-based control messaging, and high-resolution analog input acquisition for process monitoring. Use Value: Dual 12-bit ADC units (29 total channels) provide simultaneous sampling; ELC-triggered timer-A/D synchronization achieves <1 µs jitter in scan cycles. |
| Servo Drive Controller | Networked Energy Meter |
Use Scenario: Compact servo drive implementing field-oriented control (FOC) with current sensing, position feedback, and real-time torque regulation. IC Role / Device Role / Timing Role: Real-time motor control MCU executing FOC loop at 20 kHz, using TFU for Park/Clarke transforms and GPTW for PWM generation with <100 ns dead-time precision. Use Value: Hardware TFU eliminates software math library overhead; POE3a+GPTW co-design prevents shoot-through during fault conditions. | Use Scenario: DIN-rail energy meter with IEEE 1588-synchronized voltage/current measurement, harmonic analysis, and secure data upload via TLS-over-Ethernet. IC Role / Device Role / Timing Role: Precision metrology processor acquiring synchronized 16-channel analog samples via dual S12AD, performing FFT in SRAM, and signing reports with TSIP-AES. Use Value: PCLKC/PCLKD independence allows ADC sampling at exact 60 Hz multiples; TSIP enables secure firmware OTA updates without exposing keys. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar 32-bit industrial MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F572MNHDFB#30 | Same RX72N family, 2 MB code flash (vs. 4 MB), identical pinout and peripheral set. | Suitable for cost-sensitive designs where firmware size ≤2 MB and dual-bank update is not required. | Select when BOM cost reduction is prioritized over future firmware scalability and safe update capability. |
| R5F566TEHDFB#30 | RX66T family: 160 MHz CPU, no IEEE 1588, no TFU, 2 MB flash, 384 KB SRAM, single Ethernet MAC. | Targeted at simpler motion control (e.g., stepper drives) without PTP timing or advanced graphics. | Choose for lower-complexity servo applications where IEEE 1588 and DRW2D are unnecessary and thermal envelope is tighter. |
Compared with R5F572MNHDFB#30, the R5F572NDHDFB#30 provides 2× flash capacity and dual-bank capability for robust field updates; versus R5F566TEHDFB#30, it adds IEEE 1588 timestamping, TFU acceleration, and GLCDC/DRW2D - essential for synchronized multi-axis control and rich HMI.
Availability
R5F572NDHDFB#30 is available at Aetrix Electronics and suitable for industrial HMIs, PLCs, servo drive controllers, and networked energy meters requiring stable component supply, long-term lifecycle assurance, and traceable sourcing.
Supply support for R5F572NDHDFB#30 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a Japanese semiconductor manufacturer specializing in microcontrollers, analog, power, and SoC solutions for industrial, automotive, and infrastructure markets.
The RX72N Group - to which R5F572NDHDFB#30 belongs - was designed for real-time industrial automation systems requiring deterministic Ethernet, high-precision motor control, functional safety, and rich human-machine interaction capabilities.
FAQ
What is the maximum operating frequency and CoreMark score of the R5F572NDHDFB#30?
The R5F572NDHDFB#30 operates at a maximum frequency of 240 MHz and achieves 1396 CoreMark under benchmark conditions. This performance stems from its RXv3 CPU core with optimized pipeline, double-precision FPU, and zero-wait-state access to 512 KB of SRAM at ≤120 MHz. The R5F572NDHDFB#30 maintains this speed across all supported operating voltages (2.7–3.6 V) and ambient temperatures (−40°C to +85°C).
Does the R5F572NDHDFB#30 support IEEE 1588 Precision Time Protocol?
Yes, the R5F572NDHDFB#30 supports IEEE 1588-2008 via its integrated EPTPCb (Precision Time Protocol Controller) module, which works in conjunction with the dual Ethernet MACs. It provides hardware timestamping of ingress/egress Ethernet frames with sub-microsecond resolution, enabling deterministic synchronization across distributed industrial nodes. The R5F572NDHDFB#30 does not require external timestamping ICs or software-based PTP stacks for basic profile compliance.
How many analog-to-digital converter channels does the R5F572NDHDFB#30 have, and what are their configurations?
The R5F572NDHDFB#30 integrates two independent 12-bit S12AD modules: Unit 0 offers 8 input channels, and Unit 1 offers 21 input channels - totaling 29 configurable analog inputs. Each unit has separate clock domains (PCLKC and PCLKD, both up to 60 MHz), enabling simultaneous sampling with programmable trigger sources (e.g., GPTW compare events). The R5F572NDHDFB#30 also supports self-diagnosis and analog input disconnection detection per channel.
What security features are included in the R5F572NDHDFB#30?
The R5F572NDHDFB#30 includes optional Trusted Secure IP (TSIP) with hardware-accelerated AES-128/192/256 encryption, secure key storage, and secure boot verification. It also supports memory protection unit (MPU), register write protection, oscillation-stoppage detection, and CRC accelerators for IEC 60730 Class B compliance. These features are factory-configurable and enabled via fuse settings - the R5F572NDHDFB#30 does not require external secure elements for basic firmware integrity and encrypted communication.
What package type and pin count does the R5F572NDHDFB#30 use?
The R5F572NDHDFB#30 uses the PLQP0176KB-C package: a 176-pin LQFP with 24 × 24 mm body size, 0.5 mm pitch, and exposed thermal pad. It provides 136 general-purpose I/O pins (of 182 total I/O), 19 of which are 5-V tolerant. This package matches the pinout of other 176-pin RX72N variants (e.g., R5F572MNHDFB#30), enabling footprint compatibility across flash-size variants.
R5F572NDHDFB#30 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 144-LQFP
- Series:
- RX72N
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- RXv3
- Core Size:
- 32-Bit Single-Core
- Speed:
- 240MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, MMC/SD, QSPI, SCI, SPI, SSI, USB OTG
- Peripherals:
- DMA, LCD, LVD, POR, PWM, WDT
- Number of I/O:
- 111
- Program Memory Size:
- 2MB (2M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 1M x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 29x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F572NDHDFB#30 FAQ
1.How can I place an order for R5F572NDHDFB#30 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F572NDHDFB#30 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F572NDHDFB#30 reliable?
The price and inventory of R5F572NDHDFB#30 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F572NDHDFB#30 is usually 5 days.
3.What payment methods are accepted for R5F572NDHDFB#30?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F572NDHDFB#30 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F572NDHDFB#30?
R5F572NDHDFB#30 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F572NDHDFB#30 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F572NDHDFB#30?
For technical support, including R5F572NDHDFB#30 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F572NDHDFB#30 requirements.
6.How does Aetrix verify that R5F572NDHDFB#30 is sourced from the original manufacturer or authorized distributors?
All R5F572NDHDFB#30 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F572NDHDFB#30 meets industry standards.
7.What is the process for return or replacement of R5F572NDHDFB#30?
All R5F572NDHDFB#30 units undergo pre-shipment inspection (PSI). If there is an issue with R5F572NDHDFB#30, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F572NDHDFB#30 part is unused and in its original packaging.
Return procedure for R5F572NDHDFB#30:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F572NDHDFB#30 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

