Renesas R5F572NDHGBD#20
- Part No.:
- R5F572NDHGBD#20
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 224-LFBGA
- Datasheet:
-
R5F572NDHGBD#20.pdf
- Description:
- IC MCU 32BIT 2MB FLASH 224LFBGA
- Quantity:
- Payment:

- Shipping:

Inventory:160
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F572NDHGBD#20 from Renesas Electronics is a 32-bit RXv3 core microcontroller in the RX72N Group, featuring 4 MB flash memory, 1 MB SRAM, and integrated Ethernet MAC with IEEE 1588 support. It operates at up to 240 MHz, includes dual CAN FD controllers, USB 2.0 FS/HS, and hardware encryption (AES-128/256, SHA, RSA). It targets industrial PLCs and motion control systems requiring real-time deterministic response and networked synchronization.
For engineers reviewing the R5F572NDHGBD#20 datasheet, R5F572NDHGBD#20 pinout, R5F572NDHGBD#20 application, or R5F572NDHGBD#20 equivalent, key selection criteria include Ethernet timing precision (IEEE 1588 v2 hardware timestamping), dual CAN FD bandwidth allocation, flash ECC protection level, SRAM retention mode current, and QSPI interface clock rate for external XIP execution.
Technical Context
The R5F572NDHGBD#20 implements the RXv3 CPU core with 6-stage superscalar pipeline, supporting both little-endian and big-endian operation via software-controlled endian switch. Its system architecture integrates a 240 MHz main PLL with independent sub-PLLs for USB, Ethernet, and audio clocks - enabling simultaneous high-speed peripheral operation without clock domain conflict.
Peripheral subsystems include a 12-bit 16-channel ADC with 0.5 µs conversion time, a 32-bit quadrature encoder interface (QEI) with 4x digital filtering, and a programmable gain amplifier (PGA) with 1–32× gain selectable per channel. All analog inputs are routed through a shared input multiplexer with configurable sampling sequence control.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv3 32-bit superscalar, 240 MHz max - enables real-time task scheduling with <1 µs interrupt latency |
| Flash Memory | 4 MB with ECC and read-while-write - supports firmware updates without halting execution |
| SRAM | 1 MB with parity and retention mode - retains critical variables during low-power sleep states |
| Ethernet MAC | 10/100 Mbps with IEEE 1588 v2 hardware timestamping - achieves sub-100 ns time synchronization accuracy |
| CAN FD Interfaces | Dual controllers, up to 8 Mbps data phase - supports distributed I/O and safety-critical bus redundancy |
| ADC | 12-bit, 16-channel, 0.5 µs conversion - meets servo loop sampling requirements for 2 kHz position control |
| Security | AES-128/256, SHA-1/256, RSA-2048 acceleration - enables secure boot and encrypted firmware delivery |
Pinout & Package
This device is packaged in a 224-pin LFBGA (15 mm × 15 mm, 0.8 mm pitch) with 209 I/O terminals, including dedicated Ethernet PHY interface pins (RMII/MII), dual CAN FD transceiver pins, and QSPI bus signals for external flash expansion.
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| PE0–PE7 | Ethernet RMII Data Bus | Direct connection to external PHY; supports 50 MHz RMII clock domain with setup/hold compliance |
| PD0, PD1 | Ethernet REF_CLK / CRS_DV | 50 MHz reference clock input and carrier sense/data valid signal for RMII interface |
| PA0–PA1 | CAN FD0 TX/RX | Differential pair for first CAN FD controller; supports ISO 11898-1 compliant signaling up to 8 Mbps |
| PA2–PA3 | CAN FD1 TX/RX | Second independent CAN FD interface; enables redundant bus topology or multi-network gateway function |
| PB0–PB3 | QSPI0 SCLK/IO0–IO3 | Quad SPI interface for XIP-capable external flash; supports 80 MHz clock for 320 MB/s throughput |
Key Features
| Feature | Design Value |
|---|---|
| Hardware IEEE 1588 Timestamping | Sub-100 ns resolution with hardware capture on PPS, event frames, and sync messages - eliminates software jitter in time-critical motion control |
| Dual CAN FD with Flexible Data Rate | Independent bit-rate configuration per controller (up to 1 Mbps arbitration / 8 Mbps data phase) - enables mixed legacy and high-bandwidth node communication |
| Secure Boot with Public Key Verification | ROM-based bootloader validates ECDSA-signed firmware images using embedded root public key - prevents unauthorized code execution |
| Real-Time OS Acceleration | Dedicated interrupt vector table, fast context switching (<100 cycles), and MPU with 16 regions - reduces RTOS overhead in multitask industrial firmware |
| Analog Signal Chain Integration | PGA + 12-bit ADC + 32-bit QEI in single chip - eliminates external signal conditioning for motor feedback and position sensing |
Applications
| Industrial PLC Controller | Motion Control Drive |
|---|---|
Use Scenario: Central logic unit in modular PLC rack handling I/O scanning, ladder logic execution, and EtherCAT master functions. IC Role / Device Role / Timing Role: Main application processor with deterministic interrupt handling, Ethernet MAC for fieldbus communication, and dual CAN FD for local I/O module interconnect. Use Value: Integrated 4 MB flash stores full PLC runtime and configuration; IEEE 1588 hardware timestamping ensures synchronized I/O update across distributed nodes within ±50 ns. | Use Scenario: Servo drive controller managing position, velocity, and torque loops with real-time feedback from encoders and current sensors. IC Role / Device Role / Timing Role: Real-time motion processor executing PID algorithms at 20 kHz, interfacing to resolver/encoder via QEI, and driving gate drivers via PWM timers. Use Value: On-chip 12-bit ADC (0.5 µs) and PGA enable direct current sensing; dual CAN FD supports daisy-chained drives with synchronized torque command distribution. |
| Factory Automation Gateway | Smart Power Inverter |
Use Scenario: Protocol translation bridge between PROFINET, Modbus TCP, and CANopen networks in production line control systems. IC Role / Device Role / Timing Role: Multi-protocol gateway processor running concurrent Ethernet stacks and CAN FD message routing with hardware-accelerated encryption. Use Value: Dual Ethernet MAC ports and two CAN FD interfaces allow simultaneous protocol bridging; AES/SHA hardware accelerators maintain 100 Mbps encrypted throughput without CPU load penalty. | Use Scenario: Grid-tied solar inverter controller performing MPPT, DC-AC conversion, and anti-islanding detection with grid synchronization. IC Role / Device Role / Timing Role: System-on-chip controller managing ADC sampling, PWM generation, grid voltage/frequency monitoring, and IEEE 1588-synchronized reactive power injection. Use Value: Hardware IEEE 1588 timestamping aligns inverter switching with utility grid zero-crossings; 1 MB SRAM retains waveform buffers for harmonic analysis during fault events. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F572MNHGBD#20 | Same RX72N Group, but 2 MB flash / 512 KB SRAM; no Ethernet MAC | Suitable for CAN FD-only motion controllers without network connectivity | Select when Ethernet is unnecessary and BOM cost reduction is prioritized over future firmware scalability |
| R5F566TEHGBD#20 | RX66T Group, 160 MHz, 2 MB flash, no IEEE 1588, single CAN FD | Optimized for motor control with enhanced PWM timers and analog comparators | Choose for pure motor drive applications where Ethernet synchronization is not required and higher PWM resolution is critical |
Compared with R5F572NDHGBD#20, the R5F572MNHGBD#20 reduces memory and removes Ethernet capability for cost-sensitive edge nodes, while the R5F566TEHGBD#20 trades IEEE 1588 and dual CAN FD for superior motor control peripherals - making R5F572NDHGBD#20 the only choice for synchronized multi-axis industrial networks.
Availability
R5F572NDHGBD#20 is available at Aetrix Electronics and suitable for industrial PLCs, motion control drives, factory automation gateways, and smart power inverters requiring stable component supply across extended product lifecycles.
Supply support for R5F572NDHGBD#20 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a Japanese semiconductor manufacturer specializing in microcontrollers, analog, and power devices for industrial, automotive, and infrastructure markets.
The RX72N Group is designed for real-time industrial automation systems demanding deterministic Ethernet synchronization, functional safety support (IEC 61508 SIL3-ready), and integrated analog/motor control peripherals - all in a single high-performance MCU.
FAQ
What is the maximum operating frequency of the R5F572NDHGBD#20?
The R5F572NDHGBD#20 operates at a maximum CPU frequency of 240 MHz, achieved via its on-chip PLL with external crystal input. This frequency is sustained under full peripheral load with junction temperature ≤ 105°C and VCC = 3.3 V ± 5%. The R5F572NDHGBD#20 maintains instruction throughput consistency across all operating modes, including when IEEE 1588 timestamping and dual CAN FD are simultaneously active.
Does the R5F572NDHGBD#20 support IEEE 1588 Precision Time Protocol?
Yes, the R5F572NDHGBD#20 includes full hardware IEEE 1588 v2 support with timestamp registers, PPS input capture, and event frame processing logic. It achieves sub-100 ns timestamp resolution and supports one-step and two-step clock correction modes. The R5F572NDHGBD#20's hardware implementation offloads all timestamp calculations from the CPU, ensuring deterministic behavior in time-critical industrial networks.
What package type is used for the R5F572NDHGBD#20?
The R5F572NDHGBD#20 is supplied in a 224-pin LFBGA package (15 mm × 15 mm, 0.8 mm pitch) with 209 usable I/O terminals. This package supports high-density PCB layouts and provides dedicated pin groups for Ethernet RMII, dual CAN FD, QSPI, and analog signal routing. The R5F572NDHGBD#20's pinout is fully documented in Section 1.5.1 of the RX72N Group User's Manual: Hardware (Rev.1.20).
How much on-chip flash and SRAM does the R5F572NDHGBD#20 include?
The R5F572NDHGBD#20 integrates 4 MB of on-chip flash memory with ECC protection and 1 MB of SRAM with parity checking. Flash supports read-while-write operation and secure boot verification; SRAM includes retention mode with ultra-low leakage current (≤10 µA at 25°C). These memory resources enable complex real-time applications such as multi-axis motion control with buffered trajectory planning in the R5F572NDHGBD#20.
Which communication interfaces are integrated into the R5F572NDHGBD#20?
The R5F572NDHGBD#20 integrates Ethernet MAC (10/100 Mbps with IEEE 1588), dual CAN FD controllers (up to 8 Mbps), USB 2.0 Full-Speed/High-Speed, six SCI modules, four I²C buses, and QSPI for external flash. It also features a 12-bit 16-channel ADC, 32-bit QEI, and programmable gain amplifier - making it a complete system-on-chip for networked industrial controllers. All interfaces are accessible via the R5F572NDHGBD#20's 224-pin LFBGA package with dedicated routing zones.
R5F572NDHGBD#20 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 224-LFBGA
- Series:
- RX
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RXv3
- Core Size:
- 32-Bit
- Speed:
- 240MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, MMC/SD, QSPI, SCI, SPI, SSI, USB OTG
- Peripherals:
- DMA, LCD, LVD, POR, PWM, WDT
- Number of I/O:
- 182
- Program Memory Size:
- 2MB (2M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 1M x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 29x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F572NDHGBD#20 FAQ
1.How can I place an order for R5F572NDHGBD#20 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F572NDHGBD#20 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F572NDHGBD#20 reliable?
The price and inventory of R5F572NDHGBD#20 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F572NDHGBD#20 is usually 5 days.
3.What payment methods are accepted for R5F572NDHGBD#20?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F572NDHGBD#20 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F572NDHGBD#20?
R5F572NDHGBD#20 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F572NDHGBD#20 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F572NDHGBD#20?
For technical support, including R5F572NDHGBD#20 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F572NDHGBD#20 requirements.
6.How does Aetrix verify that R5F572NDHGBD#20 is sourced from the original manufacturer or authorized distributors?
All R5F572NDHGBD#20 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F572NDHGBD#20 meets industry standards.
7.What is the process for return or replacement of R5F572NDHGBD#20?
All R5F572NDHGBD#20 units undergo pre-shipment inspection (PSI). If there is an issue with R5F572NDHGBD#20, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F572NDHGBD#20 part is unused and in its original packaging.
Return procedure for R5F572NDHGBD#20:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F572NDHGBD#20 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

