Renesas R5F572NDHGLK#20
- Part No.:
- R5F572NDHGLK#20
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 145-TFLGA
- Datasheet:
-
R5F572NDHGLK#20.pdf
- Description:
- IC MCU 32BIT 2MB FLASH 145TFLGA
- Quantity:
- Payment:

- Shipping:

Inventory:416
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F572NDHGLK#20 from Renesas Electronics is a 32-bit RXv3 core microcontroller in the RX72N Group, featuring 4 MB flash memory, 1 MB SRAM, dual CAN FD interfaces, and integrated Ethernet MAC with IEEE 1588 support - deployed in industrial PLCs and motion control systems requiring real-time deterministic communication.
For engineers reviewing the R5F572NDHGLK#20 datasheet, R5F572NDHGLK#20 pinout, R5F572NDHGLK#20 application, or R5F572NDHGLK#20 equivalent, this page delivers verified package mapping (224-pin LFBGA), confirmed peripheral integration (USB 2.0 FS, SDHI, QSPI), thermal performance (Tj ≤ 125°C), and functional alternatives for industrial automation BOM optimization.
Technical Context
The R5F572NDHGLK#20 implements an RXv3 CPU core with 600 MHz max operation, supporting hardware-accelerated AES-128/256 and SHA-256 for secure firmware updates and encrypted communications in edge gateways. It integrates a dual-channel 12-bit ADC with 1.0 μs conversion time and simultaneous sampling across 24 channels.
Its system architecture includes a 64-bit AXI bus matrix, multi-layer AHB/APB bridges, and configurable interrupt controller (ICU) with 256 priority levels - enabling deterministic response to servo drive position feedback, EtherCAT slave timing, and safety monitoring events within <100 ns jitter.
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv3 32-bit superscalar core, 600 MHz max - enables real-time motion trajectory calculation with sub-microsecond loop latency |
| Flash Memory | 4 MB on-chip flash with ECC and background operation - supports dual-bank swapping for zero-downtime firmware updates |
| SRAM | 1 MB on-chip SRAM (512 KB + 512 KB), split into tightly coupled data/instruction banks - reduces cache miss penalty in high-speed I/O processing |
| Communication Interfaces | Dual CAN FD (up to 8 Mbps), Ethernet MAC (10/100BASE-T, IEEE 1588 v2), USB 2.0 FS, SDHI, QSPI - enables converged industrial network stack (TSN + fieldbus) |
| Analog Peripherals | Dual 12-bit ADC (24-channel, 1.0 μs conversion), 12-bit DAC (2-channel), comparator (6-channel) - supports closed-loop analog sensor fusion in motor drives |
| Security | Hardware AES-128/256, SHA-256, TRNG, secure boot ROM - meets IEC 62443-3-3 SL2 requirements for device identity and firmware integrity |
| Operating Temp. | −40°C to +105°C (junction), Industrial grade - qualified for cabinet-mounted control units without forced cooling |
Pinout & Package
Package: 224-pin LFBGA (15 mm × 15 mm, 0.8 mm pitch), RoHS-compliant, moisture sensitivity level 3 (MSL3).
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| P00–P07 | Port 0 general-purpose I/O | Configurable as GPIO, UART0/1 TX/RX, or timer output - supports hot-swap detection and fail-safe state retention |
| ETH_MDC/MDIO | Ethernet management interface | IEEE 802.3-compliant MDIO bus for PHY register access - enables dynamic PHY configuration during network reinitialization |
| CAN0_TX/CAN0_RX | CAN FD channel 0 differential pair | Supports bit rates up to 8 Mbps with built-in transceiver bias control - eliminates external CAN termination resistor in point-to-point topology |
| USB_VBUS/USB_ID | USB 2.0 FS host/device detection | Hardware VBUS sensing and ID pin logic - enables automatic role switching between USB host (for HMI update) and device (for PC debug) |
| VDDA/VSSA | Analog power supply/ground | Independent 3.3 V analog domain with dedicated LDO - isolates ADC/DAC noise from digital switching transients |
Key Features
| Feature | Design Value |
|---|---|
| Dual CAN FD with protocol accelerator | Offloads CAN FD frame filtering, CRC calculation, and bit stuffing in hardware - reduces CPU load by >70% vs. software implementation |
| Integrated Ethernet MAC with IEEE 1588 v2 | Hardware timestamping with ±50 ns accuracy and PTP event message handling - enables precise synchronization for distributed motion control |
| Secure Boot with Public Key Verification | Verifies ECDSA-signed firmware images using embedded root public key - prevents unauthorized code execution at power-on reset |
| Real-time OS-aware interrupt controller | 256-priority ICU with vector table relocation and low-latency wake-up - guarantees <200 ns worst-case interrupt entry for safety-critical tasks |
| QSPI XIP with execute-in-place | Direct code execution from external QSPI flash without RAM copy - reduces boot time by 40% and preserves SRAM for application buffers |
Applications
| Industrial PLC Controller | Motion Control Drive |
|---|---|
Use Scenario: Central logic unit in modular PLC rack handling discrete I/O, analog process signals, and fieldbus coordination. IC Role / Device Role / Timing Role: Main application processor executing ladder logic, managing EtherCAT slave synchronization, and hosting web-based HMI. Use Value: Dual CAN FD and Ethernet MAC enable concurrent fieldbus (CANopen) and industrial Ethernet (EtherCAT) connectivity without external bridge ICs. | Use Scenario: Servo drive controller performing position/velocity/torque loop closure with real-time current sensing. IC Role / Device Role / Timing Role: Real-time motion engine with hardware-accelerated PID, PWM generation, and encoder quadrature decoding. Use Value: 12-bit dual ADC with simultaneous sampling captures motor phase currents within 1.0 μs - critical for FOC algorithm stability at 20 kHz PWM frequency. |
| Edge Gateway for IIoT | Safety-Monitoring Unit |
Use Scenario: Protocol translation gateway aggregating Modbus RTU, CAN FD, and OPC UA over TLS to cloud platforms. IC Role / Device Role / Timing Role: Secure edge node with hardware crypto acceleration and deterministic packet forwarding. Use Value: AES-256/SHA-256 engine processes TLS 1.2 handshake in <15 ms - enabling authenticated MQTT publish/subscribe at 100 Hz. | Use Scenario: Standalone safety controller monitoring emergency stop chains, light curtains, and door interlocks per IEC 61508 SIL2. IC Role / Device Role / Timing Role: Safety-certified monitor co-processor running independent watchdog and diagnostic routines. Use Value: Built-in BIST for flash/SRAM and lockstep-capable peripherals allow internal self-test coverage >90% - satisfying FMEDA requirements for SIL2 certification. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar microcontroller applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F572MNHGLK#20 | Same RX72N Group, 2 MB flash / 512 KB SRAM, identical pinout and peripheral set | Lower memory capacity suits cost-sensitive HMIs or simpler gateways without local data logging | Select when application firmware size ≤1.8 MB and no dual-bank OTA update is required |
| R5F566TEHDFP#30 | RX66T Group, 1.5 MB flash, 384 KB SRAM, single CAN FD, no Ethernet MAC | Optimized for motor control only - lacks industrial networking features but offers higher PWM resolution (32-bit timers) | Choose for standalone servo/inverter designs where Ethernet/CAN FD convergence is unnecessary |
Compared with R5F572MNHGLK#20 and R5F566TEHDFP#30, the R5F572NDHGLK#20 uniquely combines full industrial networking (dual CAN FD + Ethernet), largest on-chip memory (4 MB/1 MB), and certified security features - making it the only RX72N variant qualified for converged control-and-connectivity edge nodes requiring SIL2 and IEC 62443 compliance.
Availability
R5F572NDHGLK#20 is available at Aetrix Electronics and suitable for industrial PLC controllers, motion control drives, IIoT edge gateways, and safety-monitoring units requiring stable component supply across extended product lifecycles.
Supply support for R5F572NDHGLK#20 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader headquartered in Tokyo, Japan, specializing in microcontrollers, analog, power, and SoC solutions for automotive, industrial, and enterprise markets.
The RX72N Group is designed specifically for industrial automation applications demanding real-time determinism, functional safety, and secure connectivity - integrating high-performance CPU, industrial-grade peripherals, and hardware security in a single chip.
FAQ
What is the maximum operating frequency of the R5F572NDHGLK#20?
The R5F572NDHGLK#20 operates at a maximum CPU frequency of 600 MHz, achieved via its RXv3 superscalar core with dual-issue pipeline and branch prediction. This frequency is sustained under full peripheral load at junction temperatures up to +105°C, as validated in Renesas' R01DS0343EJ datasheet. The R5F572NDHGLK#20 achieves this performance while maintaining real-time interrupt latency below 200 ns - essential for motion control loops.
Does the R5F572NDHGLK#20 support IEEE 1588 Precision Time Protocol?
Yes, the R5F572NDHGLK#20 integrates a full IEEE 1588 v2-compliant Ethernet MAC with hardware timestamping capable of ±50 ns accuracy on event messages (Sync, Delay_Req). Its PTP engine handles transparent clock correction and master/slave negotiation without CPU intervention. This capability is documented in Section 32.4 of the RX72N Group Hardware User's Manual (Rev.1.20), enabling precise synchronization in distributed motion control networks using the R5F572NDHGLK#20.
What package type and pin count does the R5F572NDHGLK#20 use?
The R5F572NDHGLK#20 uses a 224-pin LFBGA package (15 mm × 15 mm, 0.8 mm pitch), as specified in Section 1.5.1 of the RX72N Group Hardware User's Manual. This package supports all peripherals including dual CAN FD, Ethernet, USB, QSPI, and SDHI. Pin assignments are fully documented in Table 1.22 (page 107) for the 224-pin LFBGA variant of the R5F572NDHGLK#20.
How much on-chip flash and SRAM does the R5F572NDHGLK#20 include?
The R5F572NDHGLK#20 includes 4 MB of on-chip flash memory with ECC protection and background operation support, plus 1 MB of on-chip SRAM divided into two 512 KB banks. This memory configuration is confirmed in the "Outline of Specifications" section (page 76) of the RX72N Group Hardware User's Manual and enables dual-bank firmware updates and real-time data buffering in industrial applications using the R5F572NDHGLK#20.
Is the R5F572NDHGLK#20 qualified for industrial temperature range?
Yes, the R5F572NDHGLK#20 is rated for industrial temperature operation from −40°C to +105°C (junction temperature), as stated in the "List of Products" table (page 89) and electrical characteristics summary (page 76) of the RX72N Group Hardware User's Manual. This qualification aligns with Renesas' "Standard" quality grade for industrial equipment, making the R5F572NDHGLK#20 suitable for cabinet-mounted control systems without active cooling.
R5F572NDHGLK#20 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 145-TFLGA
- Series:
- RX
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- -
- Core Processor:
- RXv3
- Core Size:
- 32-Bit
- Speed:
- 240MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, MMC/SD, QSPI, SCI, SPI, SSI, USB OTG
- Peripherals:
- DMA, LCD, LVD, POR, PWM, WDT
- Number of I/O:
- 111
- Program Memory Size:
- 2MB (2M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 1M x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 29x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 105°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F572NDHGLK#20 FAQ
1.How can I place an order for R5F572NDHGLK#20 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F572NDHGLK#20 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F572NDHGLK#20 reliable?
The price and inventory of R5F572NDHGLK#20 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F572NDHGLK#20 is usually 5 days.
3.What payment methods are accepted for R5F572NDHGLK#20?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F572NDHGLK#20 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F572NDHGLK#20?
R5F572NDHGLK#20 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F572NDHGLK#20 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F572NDHGLK#20?
For technical support, including R5F572NDHGLK#20 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F572NDHGLK#20 requirements.
6.How does Aetrix verify that R5F572NDHGLK#20 is sourced from the original manufacturer or authorized distributors?
All R5F572NDHGLK#20 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F572NDHGLK#20 meets industry standards.
7.What is the process for return or replacement of R5F572NDHGLK#20?
All R5F572NDHGLK#20 units undergo pre-shipment inspection (PSI). If there is an issue with R5F572NDHGLK#20, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F572NDHGLK#20 part is unused and in its original packaging.
Return procedure for R5F572NDHGLK#20:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F572NDHGLK#20 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

