Renesas R5F572NNDDFB#30
- Part No.:
- R5F572NNDDFB#30
- Manufacturer:
- Renesas
- Category:
- Microcontrollers
- Package:
- 144-LQFP
- Datasheet:
-
R5F572NNDDFB#30.pdf
- Description:
- IC MCU 32BIT 4MB FLASH 144LFQFP
- Quantity:
- Payment:

- Shipping:

Inventory:170
Please send an inquiry. Send us your inquiry, and we will respond immediately.
Product details
Overview
R5F572NNDDFB#30 from Renesas is a 32-bit RXv3 microcontroller with 240 MHz maximum operating frequency, double-precision IEEE-754 FPU, 4 Mbytes on-chip code flash, 1 Mbyte SRAM (512 KB no-wait up to 120 MHz), and integrated Ethernet MAC compliant with IEEE 1588. It serves as a high-performance industrial control and networked HMI host in factory automation gateways requiring deterministic real-time response, secure firmware updates, and multi-protocol connectivity.
For engineers reviewing the R5F572NNDDFB#30 datasheet, R5F572NNDDFB#30 pinout, R5F572NNDDFB#30 application, or R5F572NNDDFB#30 equivalent, key selection criteria include IEEE 1588 PTP timing accuracy, dual-bank flash for safe OTA updates, TSIP-based AES-256 encryption, 182 GPIOs with 5-V tolerance, and support for GLCDC + DRW2D for embedded graphics rendering without external frame buffer.
Technical Context
The R5F572NNDDFB#30 implements the RXv3 CPU core with 16 general-purpose 32-bit registers, double-precision FPU (16×64-bit data registers), and collective register bank save for fast context switching. Its memory subsystem includes 4 Mbytes of dual-bank code flash (enabling background programming and bank swap), 32 Kbytes of reprogrammable data flash (100,000 erase cycles), and ECC-protected 32 Kbytes RAM for safety-critical code execution.
Real-time capability is reinforced by 29 timers-including GPTW (32-bit ×4), MTU3a (16/32-bit ×9), and TPUa (16-bit ×6)-with ELC event linking for hardware-triggered A/D conversion and PWM dead-time generation. Communication is supported by two IEEE 1588-compliant Ethernet MACs, three CAN 2.0B channels (32 mailboxes each), USB 2.0 FS host/function, SDHI/MMCIF, QSPI, and RIIC (up to 1 Mbps).
Key Specifications
| Parameter | Value and Actual Design Meaning |
|---|---|
| CPU Core | RXv3 32-bit, 240 MHz max - delivers 1396 CoreMark; supports little/big-endian data and IEEE-754 double-precision FPU for motion control math. |
| Memory | 4 Mbytes dual-bank code flash (background programming + bank swap), 32 Kbytes data flash (100k cycles), 1 Mbyte SRAM (512 KB zero-wait ≤120 MHz). |
| Timers | 29 total: GPTW (32-bit ×4), MTU3a (16/32-bit ×9), TPUa (16-bit ×6), CMT/CMTW, TMR - enable synchronized PWM, encoder counting, and A/D trigger generation. |
| Connectivity | 2× IEEE 1588 Ethernet MAC, 3× CAN 2.0B (32 mailboxes/channel), USB 2.0 FS host/function, SDHI (25 MB/s), QSPI, 3× RIIC (1 Mbps), 13× SCI. |
| Analog Peripherals | Two 12-bit S12AD units (8 + 21 channels), 2× 12-bit D/A, on-chip temperature sensor, self-diagnostic A/D, analog input disconnection detection. |
| Security & Safety | Trusted Secure IP (TSIP) with AES-128/192/256, CRC accelerator, IWDT with window function, MPU, register write protection, IEC60730 compliance features. |
| Package & I/O | LFBGA-224 (PLBG0224GA-A, 13×13 mm, 0.8-mm pitch); 182 GPIOs with 5-V tolerance, open-drain, pull-up, and switchable drive strength. |
| Operating Range | –40°C to +105°C (G-version), single 2.7–3.6 V supply; RTC battery backup via VBATT; four low-power modes including deep software standby. |
Pinout & Package
Package: PLBG0224GA-A, 224-pin LFBGA (13 mm × 13 mm, 0.8 mm pitch). Pinout validated per Renesas R01DS0343EJ0120 Rev.1.20, Table 1.2 and Section 2.2 "Pin Assignments".
| Pin/Terminal | Circuit Role | Design Meaning |
|---|---|---|
| VCC, AVCC0, AVCC1 | Core & analog power supply | 2.7–3.6 V main supply; separate analog domains ensure noise immunity for ADC/DAC operation. |
| VBATT | Battery backup supply | Enables RTC operation during main power loss; requires external coin cell or supercapacitor. |
| RES# | Active-low reset input | Hardware reset assertion; internal POR/LVD also available for fail-safe startup sequencing. |
| CLKIN / XTAL | External clock input / crystal connection | Supports 8–24 MHz crystal or external clock; enables precise system timing and IEEE 1588 synchronization. |
| ETXD0–ETXD3, ETXCK, ERXD0–ERXD3, ERXCK | Ethernet PHY interface (MII) | Direct connection to external PHY; supports full/half-duplex 10/100 Mbps with IEEE 1588 timestamping. |
| USB_VBUS, USB_DP, USB_DM | USB 2.0 FS transceiver interface | Full-speed USB device/host operation; integrated transceiver eliminates external PHY requirement. |
| SD0_CMD, SD0_CLK, SD0_DAT0–3 | SD host interface signals | 1- or 4-bit SD bus supporting SD memory/SDIO cards up to 25 MB/s; includes CRC7/CRC16 error checking. |
| QSPI_IO0–3, QSPI_CLK, QSPI_SSL | Quad SPI interface | Direct connection to quad-output serial flash; supports single/dual/quad I/O modes for fast boot and firmware storage. |
Key Features
| Feature | Design Value |
|---|---|
| Dual-bank code flash | Enables seamless over-the-air (OTA) firmware updates with zero downtime: one bank executes while the other is reprogrammed. |
| IEEE 1588 PTP hardware support | Integrated EPTPC module provides sub-microsecond timestamping accuracy for time-sensitive networking in industrial PLCs and robotics. |
| Trusted Secure IP (TSIP) | On-die AES-256 engine with key wrapping and secure boot verification - eliminates need for external secure element in IIoT edge nodes. |
| GLCDC + DRW2D graphics engine | Hardware-accelerated LCD controller and 2D drawing unit render GUIs directly from internal SRAM, reducing CPU load and external memory bandwidth. |
| Event Link Controller (ELC) | 135 internal event sources can be routed without CPU intervention - e.g., TPU capture triggers A/D conversion or disables PWM on fault. |
| IEC60730 Class B compliance support | Includes oscillation-stop detection, CRC accelerator, IWDT windowing, register lock bits, and A/D self-test - simplifies functional safety certification. |
Applications
| Industrial Ethernet Gateway | Human-Machine Interface (HMI) |
|---|---|
|
Use Scenario: Aggregating Modbus TCP, EtherNet/IP, and PROFINET traffic across multiple fieldbus segments in smart factory edge nodes. IC Role / Device Role / Timing Role: Primary protocol gateway MCU with dual IEEE 1588 Ethernet MACs, real-time packet forwarding, and deterministic scheduling via GPTW/MTU3a timers. Use Value: Sub-100 ns PTP timestamp resolution enables precise synchronization of distributed I/O modules without external timing hardware. |
Use Scenario: Embedded touchscreen panel running Qt-based GUI with local alarm logging, recipe management, and remote diagnostics. IC Role / Device Role / Timing Role: Graphics host controller integrating GLCDC, DRW2D, and SDHI for local media storage and display composition. Use Value: On-chip 1 Mbyte SRAM eliminates external SDRAM, reducing BOM cost and PCB layer count while maintaining 60 fps UI refresh. |
| Programmable Logic Controller (PLC) | Secure Edge Node for IIoT |
|
Use Scenario: Compact DIN-rail PLC executing ladder logic with motion control loops, analog I/O conditioning, and CANopen fieldbus interfacing. IC Role / Device Role / Timing Role: Real-time control engine with 29 timers, 12-bit dual A/D (29 channels), 2× D/A, and 3× CAN controllers for servo coordination. Use Value: Hardware event linking (ELC) allows analog trigger → PWM update → CAN status broadcast in <1 µs, eliminating software jitter. |
Use Scenario: Tamper-resistant sensor concentrator collecting vibration, temperature, and pressure data for predictive maintenance in hazardous environments. IC Role / Device Role / Timing Role: Secure data acquisition node using TSIP AES-256 encryption, trusted boot, and ECC RAM for firmware integrity validation. Use Value: Cryptographic acceleration reduces OTA update verification time from seconds to milliseconds, enabling rapid security patch deployment. |
Equivalent & Alternatives
The following parts are listed as comparable options for similar high-performance industrial MCU applications.
| Alternative Part | Technical Difference | Application Difference | Selection Advice |
|---|---|---|---|
| R5F572MNDDBG#30 | Same RX72N Group, but 224-pin LFBGA with 2 Mbytes code flash (vs. 4 Mbytes) and no TSIP encryption module. | Suitable for cost-sensitive gateways without secure boot or encrypted firmware requirements. | Select when full 4 Mbytes flash and TSIP are not required; retains identical pinout, peripherals, and clock architecture. |
| R5F566TKEDFP#30 | RX66T Group part: 160 MHz max, no IEEE 1588, no TSIP, 2 Mbytes flash, 384 KB SRAM, 176-pin LQFP package. | Targeted at motor control only - optimized for GPTP timer precision and FOC algorithms, not networking or graphics. | Choose for standalone servo drives where Ethernet, GLCDC, or secure firmware are unnecessary; lower BOM cost and simpler thermal design. |
Compared with R5F572MNDDBG#30, the R5F572NNDDFB#30 adds 2 Mbytes flash capacity and TSIP for secure firmware lifecycle management; compared with R5F566TKEDFP#30, it delivers 50% higher CPU throughput, IEEE 1588 PTP, and integrated graphics - making it uniquely suited for converged industrial edge devices.
Availability
R5F572NNDDFB#30 is available at Aetrix Electronics and suitable for industrial Ethernet gateways, human-machine interfaces, programmable logic controllers, and secure IIoT edge nodes requiring stable component supply, long-term manufacturability, and automotive-grade reliability under extended temperature conditions.
Supply support for R5F572NNDDFB#30 includes scheduled delivery planning, volume procurement assistance, BOM continuity management, traceable sourcing, and lifecycle availability coordination for OEM customers, industrial embedded developers, connected-device designers, and electronics production programs.
Manufacturer
Renesas Electronics Corporation is a global semiconductor leader headquartered in Tokyo, Japan, specializing in microcontrollers, analog, power, and SoC solutions for industrial, automotive, and enterprise applications.
The RX72N Group is designed specifically for high-integration industrial edge computing - combining real-time control, deterministic networking, embedded graphics, and hardware security in a single chip for next-generation factory automation systems.
FAQ
What is the maximum operating frequency and CoreMark score of the R5F572NNDDFB#30?
The R5F572NNDDFB#30 operates at a maximum frequency of 240 MHz and achieves 1396 CoreMark points under benchmark conditions. This performance stems from the RXv3 CPU core's efficient instruction pipeline, double-precision FPU, and zero-wait-state access to 512 KB of SRAM at ≤120 MHz - enabling real-time motion control and protocol stack processing without external cache.
Does the R5F572NNDDFB#30 support IEEE 1588 Precision Time Protocol (PTP)?
Yes, the R5F572NNDDFB#30 integrates a dedicated EPTPC (Precision Time Protocol Controller) module that works with its dual Ethernet MACs to provide hardware timestamping compliant with IEEE 1588-2008. Timestamp resolution is sub-microsecond, and the module supports PTP event message handling, sync/follow-up/delay_req/delay_resp packet processing, and hardware-assisted correction for link delay - critical for time-sensitive networking in industrial PLCs.
What security features does the R5F572NNDDFB#30 include for firmware protection?
The R5F572NNDDFB#30 includes Trusted Secure IP (TSIP) with AES-128/192/256 encryption engines, secure boot ROM with SHA-256 signature verification, register write protection, memory protection unit (MPU), and IEC60730 Class B self-test functions. These features allow secure firmware authentication, encrypted OTA updates, and runtime integrity checks - eliminating reliance on external secure elements in certified industrial equipment.
How many GPIOs does the R5F572NNDDFB#30 offer, and what are their electrical characteristics?
The R5F572NNDDFB#30 provides 182 general-purpose I/O pins in its 224-pin LFBGA package. Of these, 19 pins are 5-V tolerant, all support configurable pull-up resistors and open-drain output mode, and drive strength is software-selectable. This flexibility enables direct interfacing with legacy 5-V sensors, industrial fieldbus transceivers, and optocoupled isolation circuits without level-shifting components.
What graphics capabilities does the R5F572NNDDFB#30 support for HMI applications?
The R5F572NNDDFB#30 integrates a Graphic-LCD Controller (GLCDC) supporting RGB, YUV, and serial RGB interfaces up to WXGA resolution, plus a 2D Drawing Engine (DRW2D) for hardware-accelerated bitblt, alpha blending, and rectangle fill operations. Combined with 1 Mbyte on-chip SRAM, it renders complex GUIs directly without external frame buffer - reducing latency, power, and PCB complexity in embedded HMI designs.
R5F572NNDDFB#30 Specifications
- Product attributes
- Attribute value
- Manufacturer:
- Renesas
- Package/Case:
- 144-LQFP
- Series:
- RX700
- Packaging:
- Tray
- Product Status:
- Active
- Programmable:
- Not Verified
- Core Processor:
- RXv3
- Core Size:
- 32-Bit Single-Core
- Speed:
- 240MHz
- Connectivity:
- CANbus, EBI/EMI, Ethernet, I2C, MMC/SD, QSPI, SCI, SPI, SSI, USB OTG
- Peripherals:
- DMA, LCD, LVD, POR, PWM, WDT
- Number of I/O:
- 111
- Program Memory Size:
- 4MB (4M x 8)
- Program Memory Type:
- FLASH
- EEPROM Size:
- 32K x 8
- RAM Size:
- 1M x 8
- Voltage - Supply (Vcc/Vdd):
- 2.7V ~ 3.6V
- Data Converters:
- A/D 8x12b, 21x12b; D/A 2x12b
- Oscillator Type:
- Internal
- Operating Temperature:
- -40°C ~ 85°C (TA)
- Grade:
- -
- Qualification:
- -
- Mounting Type:
- Surface Mount
- Supplier Device Package:
R5F572NNDDFB#30 FAQ
1.How can I place an order for R5F572NNDDFB#30 through Aetrix?
Please submit a Request for Quotation (RFQ) for R5F572NNDDFB#30 on Aetrix. Our sales agent will provide a competitive quotation and guide you through the order confirmation once you accept the terms.
2.Are the price and stock information for R5F572NNDDFB#30 reliable?
The price and inventory of R5F572NNDDFB#30 are updated periodically and may fluctuate due to market conditions. Stock and pricing data are typically refreshed every 24 hours. Quotation validity for R5F572NNDDFB#30 is usually 5 days.
3.What payment methods are accepted for R5F572NNDDFB#30?
We accept Wire Transfer, PayPal, Credit Card, Western Union, MoneyGram, and Escrow for R5F572NNDDFB#30 transactions.
Note: Certain payment methods may incur a processing fee.
4.How is shipping managed for R5F572NNDDFB#30?
R5F572NNDDFB#30 orders can be shipped via leading logistics carriers, including DHL, UPS, FedEx, TNT, or Registered Mail.
Once your R5F572NNDDFB#30 order is processed, you will receive an email with the shipment details and tracking number.
Note: Tracking information may take up to 24 hours to appear. Express delivery typically takes 3–5 business days.
5.How can I obtain technical support or documentation for R5F572NNDDFB#30?
For technical support, including R5F572NNDDFB#30 datasheets, pinout diagrams, or application guidance, please contact our engineering support team. They can provide detailed documentation and assistance for your R5F572NNDDFB#30 requirements.
6.How does Aetrix verify that R5F572NNDDFB#30 is sourced from the original manufacturer or authorized distributors?
All R5F572NNDDFB#30 products on Aetrix are procured from qualified distributors and authorized channels. Our dedicated quality assurance team conducts strict verification, including traceability checks and, if necessary, third-party testing. This ensures that R5F572NNDDFB#30 meets industry standards.
7.What is the process for return or replacement of R5F572NNDDFB#30?
All R5F572NNDDFB#30 units undergo pre-shipment inspection (PSI). If there is an issue with R5F572NNDDFB#30, returns or replacements are accepted under the following conditions:
1.Quantity discrepancies, incorrect items, or visible external defects (such as breakage or corrosion), acknowledged by Aetrix.
2.The issue is reported within 90 days of delivery.
3.The R5F572NNDDFB#30 part is unused and in its original packaging.
Return procedure for R5F572NNDDFB#30:
1.Submit a request within 90 days.
2.Obtain a Return Material Authorization (RMA) from Aetrix.
R5F572NNDDFB#30 Tags

-
ATTINY4-TSHR
Microchip Technology

-
ATTINY10-TSHR
Microchip Technology

-
ATTINY10-TS8R
Microchip Technology

-
ATTINY202-SSNR
Microchip Technology

-
ATTINY202-SSFR
Microchip Technology

-
ATTINY402-SSNR
Microchip Technology

-
PIC16F15213T-I/MF
Microchip Technology

-
PIC16F15213-E/MF
Microchip Technology

-
PIC10F200T-I/OT
Microchip Technology

-
ATTINY412-SSNR
Microchip Technology

-
PIC10F202T-I/OT
Microchip Technology

-
ATTINY404-SSNR
Microchip Technology
Tech Hub
TTL and CMOS logic families differ in thresholds, loading, output drive, power and timing. This engineering guide compares 74HC and 74HCT, calculates noise margins and checks 3.3 V/5 V compatibility.
A practical engineering guide to 3.3V and 5V logic compatibility, input thresholds, resistor dividers, translator ICs, MOSFET level shifting, I2C pull-ups, timing limits and power-sequencing risks.
The 74HC595 uses push-pull logic outputs, while the TPIC6B595 uses 50 V open-drain DMOS sinks for higher-power loads. This guide compares timing, current limits, 3.3 V interfacing, load wiring, thermal…
The 74HC595 converts serial data into eight stable parallel outputs. This guide covers pin functions, shift and storage timing, OE and MR behavior, drive-current limits, cascading, voltage compatibilit…
A technical comparison of level-sensitive latches and edge-triggered flip-flops, covering timing windows, setup and hold limits, master–slave operation, time borrowing, race-through, HDL inference and…
A D latch stores one bit while Enable controls when data can pass. This reference covers gate-level operation, truth tables, transparency, setup and hold timing, LE versus OE, common ICs and practical …
An SR latch stores one bit through cross-coupled feedback. This engineering reference covers NOR and NAND implementations, truth tables, forbidden-state recovery, gated operation, switch debouncing, fa…
Latch circuits retain one bit through feedback. This technical reference covers SR and D latches, truth tables, transparency, timing limits, latch-versus-flip-flop behavior, applications and common log…
An engineering guide to LED driver operation, constant-current and constant-voltage outputs, linear and switching topologies, dimming, IC selection, calculations, replacement compatibility, and fault c…
Operational amplifier guide covering op amp basics, feedback, ideal vs real op amps, common configurations, buffer circuits, offset, bias current, gain-bandwidth, slew rate, rail-to-rail limits and sel…

